

AP/2112  
JUN 23 2005  
PATENT & TRADEMARK OFFICE

IN THE  
UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Eric R. DeLano

Confirmation No.: 8893

Application No.: 10/044,401

Examiner: Lee, Christopher

Filing Date: 01/11/2002

Group Art Unit: 2112

Title: CUSTOMIZED PORTS IN A CROSSBAR AND METHOD FOR TRANSMITTING DATA  
BETWEEN CUSTOMIZED PORTS AND SYSTEM AGENTS

Mail Stop Appeal Brief-Patents  
Commissioner For Patents  
PO Box 1450  
Alexandria, VA 22313-1450

TRANSMITTAL OF APPEAL BRIEF

Sir:

Transmitted herewith is the Appeal Brief in this application with respect to the Notice of Appeal filed on April 18, 2005.

The fee for filing this Appeal Brief is (37 CFR 1.17(c)) \$500.00.

(complete (a) or (b) as applicable)

The proceedings herein are for a patent application and the provisions of 37 CFR 1.136(a) apply.

( ) (a) Applicant petitions for an extension of time under 37 CFR 1.136 (fees: 37 CFR 1.17(a)-(d)  
for the total number of months checked below:

|                  |           |
|------------------|-----------|
| ( ) one month    | \$120.00  |
| ( ) two months   | \$450.00  |
| ( ) three months | \$1020.00 |
| ( ) four months  | \$1590.00 |

( ) The extension fee has already been filled in this application.

(X) (b) Applicant believes that no extension of time is required. However, this conditional petition is  
being made to provide for the possibility that applicant has inadvertently overlooked the need  
for a petition and fee for extension of time.

Please charge to Deposit Account 08-2025 the sum of \$500.00. At any time during the  
pendency of this application, please charge any fees required or credit any over payment to Deposit  
Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account  
08-2025 under 37 CFR 1.16 through 1.21 inclusive, and any other sections in Title 37 of the Code of  
Federal Regulations that may regulate fees. A duplicate copy of this sheet is enclosed.

(X) I hereby certify that this correspondence is being  
deposited with the United States Postal Service as  
first class mail in an envelope addressed to:  
Commissioner for Patents, Alexandria, VA  
22313-1450. Date of Deposit: June 20, 2005  
OR

( ) I hereby certify that this paper is being transmitted  
to the Patent and Trademark Office facsimile  
number \_\_\_\_\_ on \_\_\_\_\_

Number of pages:

Typed Name: Roger D. Greer

Signature: 

Respectfully submitted,

Eric R. DeLano

By

Roger D. Greer

Attorney/Agent for Applicant(s)  
Reg. No. 26,174

Date: June 20, 2005

Telephone No.: (312) 360-0080



10016664-1

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Eric DeLano )  
Serial No. 10/044,401 )  
Filed: January 11, 2002 )  
For: CUSTOMIZED PORTS IN A )  
CROSSBAR AND METHOD FOR )  
TRANSMITTING DATA BETWEEN )  
CUSTOMIZED PORTS AND SYSTEM )  
AGENTS )  
Group Art Unit: 2112 )  
Confirmation No. 8893 )  
Examiner: Lee, Christopher E. )

I hereby certify that this paper is being deposited with the United States Postal Service as FIRST-CLASS mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this date.

*b/20/98*  
Date  
F-CLASS.WCM

Appr. February 20, 1998

*Robert J. Green*  
Registration No. 20174

Attorney for Applicant

**APPELLANT'S BRIEF ON APPEAL PURSUANT TO RULE 192**

**REAL PARTY IN INTEREST**

Hewlett-Packard Development Company.

**RELATED APPEALS AND INTERFERENCES**

None.

**STATUS OF CLAIMS**

Claims that are pending, finally rejected and appealed are 1-8, 10-14, 16 and 17. Claims 9 and 15 have been cancelled.

10044401  
06/24/2005 WABDELR1 00000098 082025  
01 FC:1402 500.00 DA

## **STATUS OF AMENDMENTS AFTER FINAL**

No amendments were filed after the final office action dated January 18, 2005.

### **SUMMARY OF INVENTION**

The invention concerns customized ports in a crossbar, which by way of background, is a chip or chip component commonly used to provide a processing system of high frequency links between multiple ports and system agents. In the prior art, each port has been generally designed as an input port for receiving data from system agents (i.e., source agents) and an output port for transmitting data from the input ports to other system agents (i.e., destination agents). The system agents can include multiple computer components, such as a central processing unit (CPU), Input/Output (I/O) controllers, memory controllers and cache memory.

The present invention provides a crossbar (Fig. 2, item 50) for providing connections between a plurality of ports (52, 54, 56, 58) and a plurality of system agents via a processing system (Fig. 3, 100), which includes a plurality of ports, with each port being capable of being an input port customized for receiving data from a source agent and an output port customized for transferring data to a destination agent, and crossbar control data (Page 6, para. 0019) for specifying crossbar control information for transferring data from an input port to an output port having different port configurations. (Pages 8-9, paras. 0023-0025)

The present invention also provides a method for transmitting data between customized ports and a plurality of system agents in a processing system (Fig. 3, 100) via a crossbar, which includes the steps of receiving data on an input port, obtaining the destination output port for the data received on the input port, determining whether the input port has the same configurations as the output port, obtaining control information from the crossbar control data when the input port does not have the same configurations as the output port, processing the data according to the obtained control information from the crossbar control data, and transmitting the

processed data to the destination output port. (Figs. 4 & 5, Pages 10-12, paras. 0027-0030)

## **ISSUES ON APPEAL**

1. Whether the §112, second paragraph rejection of claims 12, 16 and 17 should be reversed because of applicant's use of the recitation "the width of the input port" and "the width of the output port", rather than the examiners' suggested recitations "a width of the input port" and "a width of the output port"?
2. Whether the §102(b) rejection of claims 1, 3, 6-8 and 11-13 based on Yokoyama (JP 411296473) should be reversed because of the examiner's misinterpretation of Yokoyama?
3. Whether the §103 rejection of claims 16 and 17 should be reversed as being based upon the misinterpretation of Yokoyama in combination with Lach?

## **GROUPING OF CLAIMS**

To conduct this appeal economically and for the limited purposes of this appeal, dependent claims 2, 4, 5 and 10 stand or fall with associated independent claim 1; and dependent claims 13 and 14 stand or fall with associated independent claim 12.

## **ARGUMENT**

- 1. The §112, Second Paragraph Rejection of Claims 12, 16 and 17 Should be Reversed Because of Applicant's use of the Recitation "the Width of the Input Port" and "the Width of the Output Port" is not indefinite.**

Claims 12, 16 and 17 stand rejected under §112, second paragraph because of applicant's use of the recitation "the width of the input port" and "the width of the output port". The examiner maintained this rejection after applicant

declined the examiner's suggested use of the recitations "a width of the input port" and "a width of the output port". Applicant declined to make this change for the reason that the proposed change is simply awkward and unnecessary. It elevates form over substance. The applicant's usage would not be indefinite to one of ordinary skill in the art. Antecedent basis is not or should not be an issue with regard to *width* of a port, as every port has some width, particularly so in the context of these claims. However, applicant states that should this rejection be the sole impediment to an allowance of these claims, applicant consents to the examiner's proposed language change.

**2. Claims 1, 3, 6-8 and 11-13 are not Anticipated Under §102(b) by Yokoyama When Yokoyama is Properly Interpreted.**

Claims 1, 3, 6-8 and 11-13 stand rejected under §102 based on Yokoyama. This rejection should be reversed as it is based upon a misinterpretation of Yokoyama.

"A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." *Verdegaal Bros. v. Union Oil Co. of California*, 814 F.2d 628, 631 (Fed. Cir. 1987). "The ordinary and customary meaning of a claim term to one of ordinary skill in the art may be ascertained from a variety of sources, first, as *Vitronics* instructs, from the intrinsic evidence of record such as the claims themselves, the written description, and the prosecution history, but also from the 'common understanding' of the terms that may be reflected in dictionaries, encyclopedias, and treatises." *W.E. Hall Co., Inc. v. Atlanta Corrugating, LLC*, 370 F.3d 1343, 1350(Fed. Cir. 2004) (citation omitted). Claim terms are presumed to have the ordinary and customary meanings attributed to them by those of ordinary skill in the art. *Sunrace Roots Enter. Co. v. SRAM Corp.*, 336 F.3d 1298, 1302 (Fed. Cir. 2003). The broadest reasonable interpretation of the claims to be given during examination by the USPTO must be consistent with the interpretation that those skilled in the art would reach. *In re Cortright*, 165 F.3d 1353 (Fed. Cir. 1999).

With regard to the examiner's rejections, it is noted that the undersigned had a telephone interview with the examiner on September 1, 2004, in which the principal reference of Yokoyama was discussed. The undersigned stated that the extensive discussion of Yokoyama indicated that the examiner understood the Japanese language and that the comments that were made concerning this reference revealed considerable more knowledge than was set forth in the abstract that was provided by the EPO which consisted of less than a full page of description relating to the nature of the operation of the Yokoyama system.

The examiner indicated that he did read Japanese and also informed applicant that the Japanese Patent Office had a free computer translation system in which an English translation could be obtained and offered to acquire and fax the English translation to applicant, which was done. The examiner indicated that such computerized translations are often inaccurate and difficult to understand. In the cover letter of the facsimile transmittal, the examiner specifically cautioned the applicant that the Office is not responsible for any erroneous interpretation resulting from inaccuracies between the original foreign language reference and the machine translation of the reference, as the machine translation may not reflect the original precisely. The translation itself contains similar language. It is also indicated that none of the text shown in the drawings are translated in this machine translation.

The undersigned wishes to point out that the translation was indeed difficult to understand and that the examiner has also relied on descriptions of text contained in drawings which applicant is unable to verify the accuracy of or at least fully consider. Applicant formally requested that if the amendments that are made herein were unsuccessful and if Yokoyama continued to be a basis for rejection of the claims of this application, an accurate translation from the USPTO should be provided to applicant. The USPTO did not supply any additional translation.

Because applicant believed that he was disadvantaged by the potential of an incorrect translation, a separate translation was ordered. The second translation was of little assistance. Both of the translations are enclosed with this brief for the possible consideration of the Board.

With regard to amended claim 1, the examiner's position with regard to Yokoyama anticipating the following element recitation:

*crossbar control data for specifying crossbar control information for transferring data from an input port to an output port having different port configurations, said crossbar control data containing control information for formatting bit length of data from an input port to be transmitted to an output port having less width than the input port,*

was that setting switches 2 and 3 make the port configure as an output port according to Figs. 3 and 11, with less width than said input port and cites Fig. 24 and paragraph 0149.

The examiner's reliance on Fig. 24 is not instructive as it merely shows a table of control numbers, i.e., C1 through C9, which essentially seems to show that a 256 bit band can be secured for transmitting 128 bit or 256 bit data, with paragraph 0149 reading "C6 shows the case where 128 bit band can be secured in case 256 bit data are transmitted to a 128 bit port and in case C7 transmits 256 bit data to 128 bit port, it shows the case where a band is not securable." Nowhere else in the specification, to the extent that applicant can understand it, is there any discussion that data is **formatted** at all.

All of the other cases (C1-C5 and C8-C9) indicate that data is either smaller or the same size as the output port capacity, and if not, the band is not securable. There is no discussion why or how case C6 differs from case C7 anywhere in the 25 page translation. It is submitted that the described case C6 is either gratuitous or erroneous. Nowhere in the specification does it indicate that data is reformatted to fit the width of the output port if the output port capacity is less than that of the input port.

Claim 11 is also believed to be allowable for the reason that Yokoyama totally fails to anticipate, teach or suggest a crossbar having a plurality of virtual communication channels on each input port. The examiner attempts to equate a plurality of virtual communication channels on each input port to data paths that are

provided by the interconnection of switches in Fig. 5. Applicant believes that this is a totally misplaced reliance on the switch configuration shown in Fig. 5. It has nothing to do with virtual communication channels that are claimed.

Claim 12 is also believed to be allowable over Yokoyama essentially for the same reasons as set forth above with regard to claim 1.

**3. Claims 16 and 17 are not Obvious Over Yokoyama in View of Lach**

The examiner's position with regard to the amendatory language that was added to claims 16 and 17 (and to claim 12), namely:

*wherein said step of processing the data further comprising the steps of:*

*determining whether the width of the input port is*

*more than the width of the output port;*

*submitting the data as processed data when the width of the input port is not more than the width of the output port;*

*obtaining the width of the output port when the width of the input port is greater than the width of the output port;*

*formatting the data from the input port to data configured for the obtained width of the output port;*

*submitting the formatted data as the processed data;*

was that Yokoyama meets the formatting step by Box S20 in Fig. 14, which is untranslated Japanese text that appears to be unimportant, and paragraphs 0090-0091. Paragraphs 0090-0091 in the computer-generated translation read as follows:

“[0090] A discernment bit secures the near path of ‘1’ and the crossbar switch side address control section 61-1 relays a transfer OK signal to the address control section 81-1 in a

board of the processor board 2-1 (drawing 14 step S20). [0091]

In this case, the crossbar switch side address control section 61-1 records the path and phase hand information which were secured to (memory B) 61C-1 (drawing 14 step S20). Henceforth, with reference to the path and phase hand information which were recorded on (memory B) 61C-1, it checks about the signal from the address control section 81-1 in a board, and if it is a signal from the same communications partner, the junction of the signal will be continued till transfer termination (drawing 14 step S21). In addition, if the crossbar switch side address control section 61-1 becomes transfer termination, it will eliminate the path information on (memory B) 61C-1 simultaneously (drawing 14 step S22)."

Clearly, these paragraphs cited by the examiner have nothing to do with the step of processing the data which comprises the steps of determining whether the width of the input port is more than the width of the output port, submitting the data as processed data when the width of the input port is not more than the width of the output port, obtaining the width of the output port when the width of the input port is greater than the width of the output port; and formatting the data from the input port to data configured for the obtained width of the output port and submitted the formatted data as processed data. This is simply not done by Yokoyama. As can be best understood, Yokoyama transmits 128 bit data or 256 bit data through ports that are capable of handling the various sized data. The system attempts to secure a band for transmission which may or may not be successful. There is no discussion that has been located which indicates that data is **reformatted** so that it is configured for the obtained width of the output port.

The examiner cites col. 12, lines 3-9 of Lach for the proposition that he takes Official Notice that flow steps can be implemented with the "same or equivalent results" and is well known to those of ordinary skill in the art: *Further, various techniques of the invention may be achieved in either all software implementations,*

*using appropriate processor instructions, or in all hardware logic implementations, or in hybrid implementations that utilize a combination of hardware logic and software logic to achieve the same or equivalent results.*

The examiner ignores the fact that Yokoyama fails to teach or suggest the flow steps themselves and Lach simply fails to supply the basic deficiency of Yokoyama. The examiner's Official Notice does not help him.

## CONCLUSION

For the above reasons, Applicant requests the Board to reverse the outstanding rejections. The case should then be permitted to pass to allowance.

Respectfully submitted,

GREER, BURNS & CRAIN, LTD.

By



Roger D. Greer  
Registration No. 26,174  
Attorney for Applicant

June 20, 2005

300 S. Wacker Drive - Suite 2500  
Chicago, Illinois 60606-6501  
Telephone: (312) 360-0080  
Facsimile: (312) 360-9315  
Customer No. 24978

CLAIMS:

1. A crossbar for providing connections between a plurality of ports and a plurality of system agents via a processing system comprising:
  - a plurality of ports, each port capable of being an input port customized for receiving data from a source agent and an output port customized for transferring data to a destination agent; and,
  - crossbar control data for specifying crossbar control information for transferring data from an input port to an output port having different port configurations, said crossbar control data containing control information for formatting bit length of data from an input port to be transmitted to an output port having less width than the input port.
2. The crossbar according to claim 1 wherein the data received on the input port further comprises control data for indicating validity and destination information relating to data received on the input port.
3. The crossbar according to claim 1 further comprising at least one register on each input port and each said output port for storing data in memory.
4. The crossbar according to claim 1 further comprising at least one shift register on each input port for storing data in memory and shifting data with larger bit length to a smaller bit length data for transmission from an input port with more width to an output port with less width.
5. The crossbar according to claim 1 further comprising at least one multiplexor device on each said input port and each said output port for prioritizing transmissions of data.
6. The crossbar according to claim 1 wherein an input port and an output port of at least one of said plurality of ports are customized to have different widths.
7. The crossbar according to claim 1 wherein a plurality of said input ports are customized to have different width.

8. The crossbar according to claim 1 wherein a plurality of said output ports are customized to have different width.

9. Cancelled.

10. The crossbar according to claim 1 wherein said crossbar control data contain control information for use by any one from the group of a shift register or a multiplexor device.

11. A crossbar having a plurality of paths for providing connections between a plurality of ports and a plurality of system agents via a processing system comprising:

a plurality of ports, each port capable of being an input port customized for receiving data from a source agent and an output port customized for transferring data to a destination agent;

a plurality of virtual communication channels on each input port; and,

crossbar control data for specifying crossbar control information for transferring data from a virtual communication channel to an output port having different configurations.

12. A method for transmitting data between customized ports and a plurality of system agents in a processing system via a crossbar, wherein the crossbar includes a plurality of ports, each port capable of being an input port customized for receiving data from a source agent and an output port customized for transferring data to a destination agent, and crossbar control data for specifying crossbar control information for transmitting data from an input port to an output port having different port configurations, the method comprising the steps of:

receiving data on an input port;

obtaining the destination output port for the data received on the input port;

determining whether the input port has the same configuration as the output port;

obtaining control information from the crossbar control data when the input port does not have the same configurations as the output port;

processing the data according to the obtained control information from the crossbar control data;

wherein said step of processing the data further comprising the steps of:  
determining whether the width of the input port is more than the width of the output port;

submitting the data as processed data when the width of the input port is not more than the width of the output port;

obtaining the width of the output port when the width of the input port is greater than the width of the output port;

formatting the data from the input port to data configured for the obtained width of the output port;

submitting the formatted data as the processed data; and,  
transmitting the processed data to a destination output port.

13. The method according to claim 12 wherein said step of receiving data further comprises the steps of:

reading control data received with the data on the input port;  
determining whether the control data have valid port information; and,  
aborting when the control data does not have valid port information.

14. The method according to claim 13 wherein said step of obtaining the destination output port further comprises the step of obtaining the destination output port from the control data when the control data has valid port information.

15. Cancelled.

16. A system for transmitting data between customized ports and a plurality of system agents in a processing system via a crossbar, wherein the crossbar includes a plurality of ports, each port capable of being an input port customized for receiving data from a source agent and an output port customized for transferring data to a destination agent, and crossbar control data for indicating crossbar control information for transmitting data from an input port to an output port having different port configurations, comprising:

a storage medium;

a machine for transmitting data between customized ports and a plurality of system agents in a processing system via a crossbar, the machine comprising a set of instructions for:

receiving data on an input port;

obtaining a destination output port for the data received on the input port;

determining whether the input port has the same configuration as the output port;

obtaining control information from the crossbar control data when the input port does not have the same configurations as the output port;

processing the data according to the obtained control information from the crossbar control data;

wherein said step of processing the data further comprising the steps of:  
determining whether the width of the input port is more than the width of the output port;

submitting the data as processed data when the width of the input port is not more than the width of the output port;

obtaining the width of the output port when the width of the input port is greater than the width of the output port;

formatting the data from the input port to data configured for the obtained width of the output port;

submitting the formatted data as the processed data; and,

transmitting the processed data to the destination output port.

17. A machine for transmitting data between customized ports and a plurality of system agents in a processing system via a crossbar, the machine comprising a set of instructions to:

receive data on an input port;

obtain a destination output port for the data received on the input port;

determine whether the input port has the same configuration as the output port;

obtain control information from a crossbar control data when the input port does not have the same configurations as the output port;

process the data according to the obtained control information from the crossbar control data;

wherein the processing of the data further comprising:

determining whether the width of the input port is more than the width of the output port;

submitting the data as processed data when the width of the input port is not more than the width of the output port;

obtaining the width of the output port when the width of the input port is greater than the width of the output port;

formatting the data from the input port to data configured for the obtained width of the output port; and,

submitting the formatted data as the processed data; and,

transmit the processed data to the destination output port.

(19)日本国特許庁 (JP)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平11-296473

(43)公開日 平成11年(1999)10月29日

(51)Int.Cl.<sup>6</sup>  
G 0 6 F 13/36  
H 0 4 L 12/46  
15/16  
12/28

識別記号  
3 2 0  
5 2 0

F I  
G 0 6 F 13/36  
H 0 4 L 11/00  
15/16

3 2 0 B  
5 2 0 D  
4 0 0 B  
3 1 0 C

審査請求 有 請求項の数23 O.L (全 34 頁)

(21)出願番号 特願平10-103232

(22)出願日 平成10年(1998)4月15日

(71)出願人 000004237

日本電気株式会社

東京都港区芝五丁目7番1号

(72)発明者 横山 淳

東京都港区芝五丁目7番1号 日本電気株式会社内

(74)代理人 弁理士 ▲柳▼川 信


(54)【発明の名称】 データ幅可変型クロスバスイッチ装置及びその接続方法並びにその制御プログラムを記録した記録媒体

(57)【要約】

【課題】 クロスバスイッチに接続されたデータ幅が広いポートにおいて、データ幅が狭いポートとの通信中にも相手先のポートのデータ幅に関わらず通信可能なデータ幅可変型クロスバスイッチ装置を提供する。

【解決手段】 プロセッサボード2-1, 2-2及びメモリボード3-1, 3-2とクロスバスイッチ5との間に配置したクロスバスイッチ側入出力部6-1～6-4とデータ部7-1～7-4及びアドレスコントロール部8-1～8-4とによって、通信するボード同士のデータ幅が異なる際に、データ幅が広いポートを持つ側のボードの空いたポートで他のボードとの通信を行われる。

データ部7-1～7-4で通信相手毎にデータを振り分け、振り分けたデータを2系統のバッファ群各々で保存する。アドレスコントロール部8-1～8-4は入出力データの経路をデータ部7-1～7-4に指示する。



## 【特許請求の範囲】

【請求項1】 複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバスイッチ装置であって、通信するボード同士のデータ幅が異なる際に、前記データ幅が広いボードが接続されるポートのうちの空いているポートを介して他のボードとの通信を行うよう構成したことを特徴とするデータ幅可変型クロスバスイッチ装置。

【請求項2】 複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバスイッチ装置であって、通信するボード同士のデータ幅が異なる際に前記データ幅が広いボードが接続されるポートのうちの空いているポートを検出する検出手段と、前記検出手段で検出したポートを介して他のボードとの通信を行う手段とを有することを特徴とするデータ幅可変型クロスバスイッチ装置。

【請求項3】 前記データ幅が広いボードに前記複数のポートを割り当てるよう構成したことを特徴とする請求項2記載のデータ幅可変型クロスバスイッチ装置。

【請求項4】 前記検出手段は、前記データ幅が広いボードに割り当てられた複数のポートの中から空いているポートを検出するよう構成したことを特徴とする請求項3記載のデータ幅可変型クロスバスイッチ装置。

【請求項5】 前記検出手段は、前記データ幅が広いボードに割り当てられた複数のポート各々からのアドレス情報を基に前記複数のポートのうちの使用中のポートを特定するよう構成したことを特徴とする請求項3または請求項4記載のデータ幅可変型クロスバスイッチ装置。

【請求項6】 前記検出手段は、前記複数のボード各々に割り当てられたポートの情報を記憶する記憶手段と、前記複数のボード各々に割り当てられたポート毎に通信相手のボード及び当該ボードに割り当てられたポート各々を特定する情報を保持する保持手段とを含むことを特徴とする請求項3から請求項5のいずれか記載のデータ幅可変型クロスバスイッチ装置。

【請求項7】 前記データ幅が広いボードのデータ幅を持ちかつ当該ボードと通信相手との間で授受されるデータを格納する第1及び第2の格納手段を当該ボードに含むことを特徴とする請求項2から請求項6のいずれか記載のデータ幅可変型クロスバスイッチ装置。

【請求項8】 前記データ幅が広いボードと通信相手との間で授受されるデータの入出力経路を設定する設定手段を当該ボードに含むことを特徴とする請求項2から請求項7のいずれか記載のデータ幅可変型クロスバスイッチ装置。

【請求項9】 複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバ

スイッチ装置の接続方法であって、通信するボード同士のデータ幅が異なる際に、前記データ幅が広いボードが接続されるポートのうちの空いているポートを介して他のボードとの通信を行うようにしたことを特徴とするデータ幅可変型クロスバスイッチ装置の接続方法。

【請求項10】 複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバスイッチ装置の接続方法であって、通信するボード同士のデータ幅が異なる際に前記データ幅が広いボードが接続されるポートのうちの空いているポートを検出するステップと、その検出したポートを介して他のボードとの通信を行うステップとを有することを特徴とするデータ幅可変型クロスバスイッチ装置の接続方法。

【請求項11】 前記データ幅が広いボードに前記複数のポートを割り当てるようしたことを特徴とする請求項10記載のデータ幅可変型クロスバスイッチ装置の接続方法。

【請求項12】 前記空いているポートを検出するステップは、前記データ幅が広いボードに割り当てられた複数のポートの中から空いているポートを検出するよう構成したことを特徴とする請求項11記載のデータ幅可変型クロスバスイッチ装置の接続方法。

【請求項13】 前記空いているポートを検出するステップは、前記データ幅が広いボードに割り当てられた複数のポート各々からのアドレス情報を基に前記複数のポートのうちの使用中のポートを特定するようにしたことを特徴とする請求項11または請求項12記載のデータ幅可変型クロスバスイッチ装置の接続方法。

【請求項14】 前記空いているポートを検出するステップは、前記複数のボード各々に割り当てられたポートの情報を記憶する記憶手段と、前記複数のボード各々に割り当てられたポート毎に通信相手のボード及び当該ボードに割り当てられたポート各々を特定する情報を保持する保持手段とを用いて前記空いているポートを検出するようにしたことを特徴とする請求項11から請求項13のいずれか記載のデータ幅可変型クロスバスイッチ装置の接続方法。

【請求項15】 前記データ幅が広いボードのデータ幅を持つ第1及び第2の格納手段のうちの一方に当該ボードと通信相手との間で授受されるデータを格納するようにしたことを特徴とする請求項11から請求項14のいずれか記載のデータ幅可変型クロスバスイッチ装置の接続方法。

【請求項16】 前記データ幅が広いボードと通信相手との間で授受されるデータの入出力経路を設定するステップを含むことを特徴とする請求項10から請求項15のいずれか記載のデータ幅可変型クロスバスイッチ装置の接続方法。

【請求項17】 複数のボードが夫々接続される同一デ

ータ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続する処理をプロセッサに行わせるための接続制御プログラムを記録した記録媒体であって、前記接続制御プログラムは前記プロセッサに、通信するボード同士のデータ幅が異なる際に、前記データ幅が広いボードが接続されるポートのうちの空いているポートを介して他のボードとの通信を行わせることを特徴とする接続制御プログラムを記録した記録媒体。

【請求項18】複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続する処理をプロセッサに行わせるための接続制御プログラムを記録した記録媒体であって、前記接続制御プログラムは前記プロセッサに、通信するボード同士のデータ幅が異なる際に前記データ幅が広いボードが接続されるポートのうちの空いているポートを検出させ、その検出したポートを介して他のボードとの通信を行わせることを特徴とする接続制御プログラムを記録した記録媒体。

【請求項19】前記接続制御プログラムは前記プロセッサに、前記空いているポートを検出させる際に、前記データ幅が広いボードに割り当てられた複数のポートの中から空いているポートを検出させることを特徴とする請求項18記載の接続制御プログラムを記録した記録媒体。

【請求項20】前記接続制御プログラムは前記プロセッサに、前記空いているポートを検出させる際に、前記データ幅が広いボードに割り当てられた複数のポート各々からのアドレス情報を基に前記複数のポートのうちの使用中のポートを特定させることを特徴とする請求項18または請求項19記載の接続制御プログラムを記録した記録媒体。

【請求項21】前記接続制御プログラムは前記プロセッサに、前記空いているポートを検出させる際に、前記複数のボード各々に割り当てられたポートの情報を記憶する記憶手段と、前記複数のボード各々に割り当てられたポート毎に通信相手のボード及び当該ボードに割り当てられたポート各々を特定する情報を保持する保持手段とを用いて前記空いているポートを検出させることを特徴とする請求項18から請求項20のいずれか記載の接続制御プログラムを記録した記録媒体。

【請求項22】前記接続制御プログラムは前記プロセッサに、前記データ幅が広いボードのデータ幅を持つ第1及び第2の格納手段のうちの一方に当該ボードと通信相手との間で授受されるデータを格納させることを特徴とする請求項18から請求項21のいずれか記載の接続制御プログラムを記録した記録媒体。

【請求項23】前記接続制御プログラムは前記プロセッサに、前記データ幅が広いボードと通信相手との間で授受されるデータの入出力経路を設定させることを特徴とする請求項18から請求項22のいずれか記載の接続

制御プログラムを記録した記録媒体。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明はデータ幅可変型クロスバスイッチ装置及びその接続方法並びにその制御プログラムを記録した記録媒体に関し、特に異なるデータ幅を持つポート間を接続するクロスバスイッチ装置に関する。

【0002】

【従来の技術】従来、この種のクロスバスイッチ装置においては、図39に示すように、プロセッサボード(#1～#3)2-1～2-3とメモリボード(#1～#3)3-1～3-3とI/O(入出力)ボード(#1～#6)4-1～4-6とをクロスバスイッチ5を介して相互に接続している。

【0003】この場合、プロセッサボード(#1～#3)2-1～2-3とメモリボード(#1～#3)3-1～3-3とI/O(入出力)ボード(#1～#6)4-1～4-6とは夫々異なるデータ幅を有している。つまり、クロスバスイッチ5は異なるデータ幅のポート間を接続している。

【0004】ここで、プロセッサボード(#1)2-1には、図40に示すように、プロセッサ21-1と、コントローラ22-1と、入力バッファ23-1と、出力バッファ24-1とが搭載されており、それらがボード内バス200-1で相互に接続されている。

【0005】尚、図示していないが、他のプロセッサボード(#2, #3)2-2, 2-3も上記のプロセッサボード(#1)2-1と同様の構成となっている。また、上記と同様に図示していないが、メモリボード(#1～#3)3-1～3-3やI/O(入出力)ボード(#1～#6)4-1～4-6もプロセッサ21-1の代わりにメモリやI/Oを搭載する以外は上記のプロセッサボード(#1)2-1と同様の構成となっている。

【0006】上記のクロスバスイッチ装置では、コントローラ22-1が入力バッファ23-1と出力バッファ24-1とを制御することで、同じデータ幅のポート同士での通信を行っている。

【0007】

【発明が解決しようとする課題】上述した従来のクロスバスイッチ装置では、クロスバスイッチが異なるデータ幅のポート間を接続しているが、異なるデータ幅の間をクロスバスイッチで接続すると、データ幅が狭いポートとの間で通信しているとデータ幅が広いポートとの間での転送ができない。

【0008】また、メモリ等一部の同時アクセス要求の可能性が高い部分について、別にデータ幅の広い転送経路を用意することによって上記の問題を解決することができるが、その場合には使用効率が低くなり、ハードウェア量の増加を招いてしまう。

【0009】さらに、データ幅が広いポートの代わりに複数のデータ幅が狭いポートを複数同一ボード上に持たせることで上記の課題を解決することもできるが、該当ボードとクロスバスイッチとを接続するアドレス線やコントローラも複数必要となり、ハードウェア量の大幅な増大を招いてしまう。

【0010】そこで、本発明の目的は上記の問題点を解消し、クロスバスイッチに接続されたデータ幅が広いポートにおいて、データ幅が狭いポートとの通信中にも相手先のポートのデータ幅に関わらず通信することができるデータ幅可変型クロスバスイッチ装置及びその接続方法並びにその制御プログラムを記録した記録媒体を提供することにある。

#### 【0011】

【課題を解決するための手段】本発明によるデータ幅可変型クロスバスイッチ装置は、複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバスイッチ装置であって、通信するボード同士のデータ幅が異なる際に、データ幅が広いポートが接続されるポートのうちの空いているポートを介して他のボードとの通信を行うよう構成している。

【0012】本発明による他のデータ幅可変型クロスバスイッチ装置は、複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバスイッチ装置であって、通信するボード同士のデータ幅が異なる際にデータ幅が広いポートが接続されるポートのうちの空いているポートを検出する検出手段と、前記検出手段で検出したポートを介して他のボードとの通信を行う手段とを備えている。

【0013】本発明によるデータ幅可変型クロスバスイッチ装置の接続方法は、複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバスイッチ装置の接続方法であって、通信するボード同士のデータ幅が異なる際に、データ幅が広いポートが接続されるポートのうちの空いているポートを介して他のボードとの通信を行うようにしている。

【0014】本発明による他のデータ幅可変型クロスバスイッチ装置の接続方法は、複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバスイッチ装置の接続方法であって、通信するボード同士のデータ幅が異なる際にデータ幅が広いポートが接続されるポートのうちの空いているポートを検出するステップと、その検出したポートを介して他のボードとの通信を行うステップとを備えている。

【0015】本発明による接続制御プログラムを記録した記録媒体は、複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続するデータ幅可変型クロスバスイッチ装置の接続方法であって、通信するボード同士のデータ幅が異なる際にデータ幅が広いポートが接続されるポートのうちの空いているポートを検出するステップと、その検出したポートを介して他のボードとの通信を行うステップとを備えている。

【0016】本発明による他の接続制御プログラムを記録した記録媒体は、複数のボードが夫々接続される同一データ幅の複数のポートを有し、前記複数のポートを介して前記複数のボード間を接続する処理をプロセッサに行わせるための接続制御プログラムを記録した記録媒体である。前記接続制御プログラムは前記プロセッサに、通信するボード同士のデータ幅が異なる際に、データ幅が広いポートが接続されるポートのうちの空いているポートを介して他のボードとの通信を行わせている。

【0017】すなわち、本発明のデータ幅可変型クロスバスイッチ装置は、通信するボード同士のデータ幅が異なる際に、データ幅が広いポートを持つ側のボードの空いたポートで他のボードとの通信ができるようにしている。

【0018】すなわち、ボード内スイッチを設け、通信相手毎にデータを振り分ける。また、データ部にはボード内スイッチに加えて、データ幅が広いポートの最大データ幅と同じデータ幅を持つバッファ群を2系統設け、ボード内スイッチで振り分けられたデータを各々保存している。ボード内スイッチ制御部はボード内アドレス制御部からの信号に基づいて入出力データの経路をボード内スイッチに設けられた各スイッチ(SW)に指示する。

【0019】上記のように、2系統のデータを保存する仕組みと、データを振り分ける制御機構とを持つことによって、データ幅が広いポートを持つボード内のクロスバスイッチへのポートを分割使用することが可能となる。

#### 【0020】

【発明の実施の形態】次に、本発明の一実施例について図面を参照して説明する。図1は本発明の一実施例によるクロスバスイッチ装置の構成を示すブロック図である。図において、クロスバスイッチ装置1はクロスバスイッチ5と、クロスバスイッチ側入出力部6-1～6-4とを備え、データ幅の広いプロセッサボード(#1, #2)2-1, 2-2及びメモリボード(#1, #2)3-1, 3-2各々に対応してデータ部7-1～7-4及びアドレスコントロール部8-1～8-4が配設されている。

【0021】クロスバスイッチ5は128ビットのポートを12個持ち、データ幅が128ビット幅のI/O(入出力)ボード(#1～#4)4-1～4-4を12

8ビットのポートにそのまま接続し、データ幅が256ビット幅のプロセッサボード2-1, 2-2及びメモリボード3-1, 3-2を128ビットのポート2個に夫々接続している。

【0022】すなわち、クロスバスイッチ装置1はプロセッサボード2-1, 2-2及びメモリボード3-1, 3-2を、クロスバスイッチ5の2つのポートに接続されたクロスバスイッチ側入出力部6-1～6-4を介して接続している。

【0023】上記のクロスバスイッチ側入出力部6-1～6-4とデータ部7-1～7-4とアドレスコントロール部8-1～8-4とによって、通信するボード同士のデータ幅が異なる際に（例えば、プロセッサボード2-1, 2-2及びメモリボード3-1, 3-2はI/Oボード（#1～#4）4-1～4-4よりもデータ幅が大きい）、データ幅が広いポートを持つ側のボードの空いたポートで他のボードとの通信ができるようにしている。

【0024】つまり、データ部7-1～7-4にボード内スイッチ（図示せず）を設け、通信相手毎にデータを振り分ける。また、データ部7-1～7-4にはボード内スイッチに加えて256ビット幅のバッファ群（図示せず）を2系統設け、ボード内スイッチで振り分けられたデータを2系統のバッファ群各々で保存している。

【0025】アドレスコントロール部8-1～8-4に設けたボード内スイッチ制御部（図示せず）はボード内アドレス制御部（図示せず）からの信号に基づいて入出力データの経路をボード内スイッチに設けられた各スイッチ（SW）に指示する。

【0026】上記のように、2系統のデータを保存する仕組みと、データを振り分ける制御機構とを持つことによって、データ幅が広いポートを持つボード内のクロスバスイッチ5へのポートを分割使用することが可能となる。

【0027】尚、本発明の一実施例ではクロスバスイッチ装置1をアドレス/データ分離型とし、アドレス線を使用しつつ予め決められた信号によって通信経路の確保と、転送開始や転送終了等とを行い、適切なデータを入出力可能な仕組みを実現している。

【0028】図2は図1のクロスバスイッチ側入出力部6-1の構成を示すブロック図である。図において、クロスバスイッチ側入出力部6-1はクロスバスイッチ側アドレス制御部61-1を備えている。

【0029】クロスバスイッチ側入出力部6-1はクロスバスイッチ5の2つのポートにアドレス線（A）及び128ビットのデータ線（D）で接続され、プロセッサボード2-1にアドレス線（A）と識別ビット（bit）（Sa, Sb）と2本の128ビットのデータ線（a, b）とで接続されている。

【0030】クロスバスイッチ側アドレス制御部61-

1は2つのポートからのアドレスを入力し、プロセッサボード2-1にアドレス及び識別ビットを出力する。

尚、図示していないが、他のクロスバスイッチ側入出力部6-2～6-4も上記のクロスバスイッチ側入出力部6-1と同様の構成となっている。

【0031】図3は図1のデータ部7-1の構成を示すブロック図である。図において、データ部7-1はボード内スイッチ71-1と、バッファ72-1, 73-1と、スイッチ（SW#1～SW#3）74-1, 75-1, 76-1と、バッファA群77-1と、バッファB群78-1とから構成されている。尚、他のデータ部7-2～7-4も上記のデータ部7-1と同様の構成となっている。

【0032】図4は図1のアドレスコントロール部8-1の構成を示すブロック図である。図において、アドレスコントロール部8-1はボード内アドレス制御部81-1と、ボード内スイッチ制御部82-1とを備えている。尚、他のアドレスコントロール部8-2～8-4も上記のアドレスコントロール部8-1と同様の構成となっている。

【0033】図5は図3のボード内スイッチ71-1の構成を示すブロック図である。図において、ボード内スイッチ71-1はスイッチ（SW#11～SW#20）71a-1～71j-1を備えている。

【0034】図6はスイッチの構成例を示す図である。図6(a)は図3に示すスイッチ（SW#2, SW#3）75-1, 76-1及び図5に示すスイッチ（SW#11～SW#16）71a-1～71f-1の構成を示し、図6(b)は図3に示すスイッチ（SW#1）74-1及び図5に示すスイッチ（SW#17～SW#20）71g-1～71j-1の構成を示している。

【0035】図7は図2に示すクロスバスイッチ側アドレス制御部61-1の構成を示すブロック図である。クロスバスイッチ側アドレス制御部61-1はコントローラ61a-1と、メモリ(A)61b-1と、メモリ(B)61c-1とから構成されている。

【0036】図8(a)は図7のメモリ(A)61b-1の記憶内容を示す図であり、図8(b)は図7のメモリ(B)61c-1の記憶内容を示す図である。これらの図において、メモリ(A)61b-1にはボード名（プロセッサ#1, プロセッサ#2, メモリ#1, メモリ#2, I/O#1, I/O#2, I/O#3, I/O#4）とポート名(a, b)とを対応付けて記憶している。

【0037】また、メモリ(B)61c-1にはaポートの通信相手先ボード名とaポートの通信相手先ポート名とを、またbポートの通信相手先ボード名とbポートの通信相手先ポート名とを夫々対応付けて記憶している。

【0038】図9は図4のボード内アドレス制御部81

-1の構成を示すブロック図である。図において、ボード内アドレス制御部81-1はコントローラ81a-1と、メモリ(C)81b-1と、メモリ(D)81c-1と、カウンタ81d-1～81g-1とから構成されている。

【0039】図10(a)は図9のメモリ(C)81b-1の記憶内容を示す図であり、図10(b)は図9のメモリ(D)81c-1の記憶内容を示す図である。これらの図において、メモリ(C)81b-1には現在の識別ビットSaの値及び現在の識別ビットSbの値と、1クロック前の識別ビットSaの値及び1クロック前の識別ビットSbの値とが記憶されている。

【0040】また、メモリ(D)81c-1にはバッファA群77-1用のアドレス情報及びデータ送出順情報と、バッファB群78-1用のアドレス情報及びデータ送出順情報とが記憶されている。

【0041】ここで、アドレス情報AA1, AA2, AA3, AA4, ……はバッファA群77-1に入ったデータに関連して送られてきたアドレス線信号内容を示し、データ送出順情報NAA1, NAA2, NAA3, NAA4, ……は対応するアドレス線信号内容と同時に送られてきたデータがブロック先頭から幾つ目のデータとして送られてきたかを示している。

【0042】アドレス情報AB1, AB2, AB3, AB4, ……はバッファB群78-1に入ったデータに関連して送られてきたアドレス線信号内容を示し、データ送出順情報NAB1, NAB2, NAB3, NAB4, ……は対応するアドレス線信号内容と同時に送られてきたデータがブロック先頭から幾つ目のデータとして送られてきたかを示している。

【0043】図11は図4のボード内スイッチ制御部82-1による図3のスイッチ(SW#1～SW#3)74-1～76-1及び図5のスイッチ(SW#11～SW#20)71a-1～71j-1の制御を示す図である。

【0044】ボード内スイッチ制御部82-1は図3及び図5に示すボード内スイッチ71-1のポートaからポートcに接続する場合(a→c)及びポートbからポートdに接続する場合(b→d)に、スイッチ(SW#11)71a-1とスイッチ(SW#13)71c-1とスイッチ(SW#16)71f-1とスイッチ(SW#18)71h-1とが“0”側に接続されるよう制御し、スイッチ(SW#12)71b-1とスイッチ(SW#17)71g-1とが“1”側に接続されるよう制御する。

【0045】この時、スイッチ(SW#1～SW#3)74-1～76-1とスイッチ(SW#14)71d-1とスイッチ(SW#15)71e-1とスイッチ(SW#19)71i-1とスイッチ(SW#20)71j-1とは夫々“1”側及び“0”側のいずれに接続され

ていてもよい。図11においてはこの状態を「-」で示している。

【0046】ボード内スイッチ制御部82-1はボード内スイッチ71-1のポートaからポートeに接続する場合(a→e)及びポートbからポートfに接続する場合(b→f)に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とスイッチ(SW#11)71a-1とスイッチ(SW#20)71j-1とが“0”側に接続されるよう制御し、スイッチ(SW#12)71b-1とスイッチ(SW#13)71c-1とスイッチ(SW#16)71f-1とスイッチ(SW#19)71i-1とが“1”側に接続されるよう制御する。

【0047】この時、スイッチ(SW#1)74-1とスイッチ(SW#14)71d-1とスイッチ(SW#15)71e-1とスイッチ(SW#17)71g-1とスイッチ(SW#18)71h-1とは夫々“1”側及び“0”側のいずれに接続されていてもよい。

【0048】ボード内スイッチ制御部82-1はボード内スイッチ71-1のポートaからポートc, dに接続する場合(a→c, d)に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とが“0”側に接続されるよう制御する。また、ボード内スイッチ制御部82-1はクロスバススイッチ5のクロックに同期してスイッチ(SW#11)71a-1が“1”側と“0”側とに、スイッチ(SW#13)71c-1が“1”側及び“0”側のいずれかと“0”側とに、スイッチ(SW#14)71d-1が“0”側と“1”側及び“0”側のいずれかとに、スイッチ(SW#17)71g-1が“1”側及び“0”側のいずれかと“1”側とに、スイッチ(SW#18)71h-1が“1”側と“1”側及び“0”側のいずれかとに夫々繰り返し交互に接続されるよう制御する。

【0049】この時、スイッチ(SW#1)74-1とスイッチ(SW#12)71b-1とスイッチ(SW#15)71e-1とスイッチ(SW#16)71f-1とスイッチ(SW#19)71i-1とスイッチ(SW#20)71j-1とは夫々“1”側及び“0”側のいずれに接続されていてもよい。

【0050】ボード内スイッチ制御部82-1はボード内スイッチ71-1のポートaからポートe, fに接続する場合(a→e, f)に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とが“0”側に接続されるよう制御する。また、ボード内スイッチ制御部82-1はクロスバススイッチ5のクロックに同期してスイッチ(SW#11)71a-1が“1”側と“0”側とに、スイッチ(SW#13)71c-1が“1”側及び“0”側のいずれかと“1”側とに、スイッチ(SW#14)71d-1が“1”側と“1”側及び“0”側のいずれかとに、スイッチ(SW#19)71i-1が

“1”側及び“0”側のいずれかと“1”側とに、スイッチ(SW#20)71j-1が“1”側と“1”側及び“0”側のいずれかとに夫々繰り返し交互に接続されるよう制御する。

【0051】この時、スイッチ(SW#1)74-1とスイッチ(SW#12)71b-1とスイッチ(SW#15～SW#18)71e-1～71h-1とは夫々“1”側及び“0”側のいずれに接続されていてもよい。

【0052】ボード内スイッチ制御部82-1はボード内スイッチ71-1のポートbからポートc, dに接続する場合(b→c, d)に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とが“0”側に接続されるよう制御する。また、ボード内スイッチ制御部82-1はクロスバスイッチ5のクロックに同期してスイッチ(SW#12)71b-1が“1”側と“0”側とに、スイッチ(SW#15, SW#17)71e-1, 71g-1が“1”側及び“0”側のいずれかと“0”側とに、スイッチ(SW#16, SW#18)71f-1, 71h-1が“0”側と“1”側及び“0”側のいずれかとに夫々繰り返し交互に接続されるよう制御する。

【0053】この時、スイッチ(SW#1)74-1とスイッチ(SW#11)71a-1とスイッチ(SW#13)71c-1とスイッチ(SW#14)71d-1とスイッチ(SW#19)71i-1とスイッチ(SW#20)71j-1とは夫々“1”側及び“0”側のいずれに接続されていてもよい。

【0054】ボード内スイッチ制御部82-1はボード内スイッチ71-1のポートbからポートe, fに接続する場合(b→e, f)に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とが“0”側に接続されるよう制御する。また、ボード内スイッチ制御部82-1はクロスバスイッチ5のクロックに同期してスイッチ(SW#12)71b-1が“1”側と“0”側とに、スイッチ(SW#15)71e-1が“1”側及び“0”側のいずれかと“1”側とに、スイッチ(SW#16)71f-1が“1”側と“1”側及び“0”側のいずれかとに、スイッチ(SW#19)71i-1が“1”側及び“0”側のいずれかと“0”側とに、スイッチ(SW#20)71j-1が“0”側と“1”側及び“0”側のいずれかとに夫々繰り返し交互に接続されるよう制御する。

【0055】この時、スイッチ(SW#1)74-1とスイッチ(SW#11)71a-1とスイッチ(SW#13)71c-1とスイッチ(SW#14)71d-1とスイッチ(SW#17)71g-1とスイッチ(SW#18)71h-1とは夫々“1”側及び“0”側のいずれに接続されていてもよい。

【0056】ボード内スイッチ制御部82-1はボード

内スイッチ71-1のポートc, dからポートaに接続する場合(c, d→a)に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とが“1”側に接続されるよう制御する。また、ボード内スイッチ制御部82-1はクロスバスイッチ5のクロックに同期してスイッチ(SW#11)71a-1が“0”側と“1”側とに、スイッチ(SW#13)71c-1が“0”側と“1”側及び“0”側のいずれかと“0”側とに、スイッチ(SW#17)71g-1が“1”側と“1”側及び“0”側のいずれかとに、スイッチ(SW#18)71h-1が“1”側及び“0”側のいずれかと“1”側とに夫々繰り返し交互に接続されるよう制御する。

【0057】この時、スイッチ(SW#1)74-1とスイッチ(SW#12)71b-1とスイッチ(SW#15)71e-1とスイッチ(SW#16)71f-1とスイッチ(SW#19)71i-1とスイッチ(SW#20)71j-1とは夫々“1”側及び“0”側のいずれに接続されていてもよい。

【0058】ボード内スイッチ制御部82-1はボード内スイッチ71-1のポートc, dからポートbに接続する場合(c, d→b)に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とが“1”側に接続されるよう制御する。また、ボード内スイッチ制御部82-1はクロスバスイッチ5のクロックに同期してスイッチ(SW#12)71b-1が“0”側と“1”側とに、スイッチ(SW#15)71e-1が“0”側と“1”側及び“0”側のいずれかとに、スイッチ(SW#16)71f-1が“1”側及び“0”側のいずれかと“0”側とに、スイッチ(SW#19)71i-1が“0”側と“1”側及び“0”側のいずれかとに、スイッチ(SW#20)71j-1が“1”側及び“0”側のいずれかと“0”側とに夫々繰り返し交互に接続されるよう制御する。

【0059】この時、スイッチ(SW#1)74-1とスイッチ(SW#11)71a-1とスイッチ(SW#13)71c-1とスイッチ(SW#14)71d-1とスイッチ(SW#17)71g-1とスイッチ(SW#18)71h-1とは夫々“1”側及び“0”側のいずれに接続されていてもよい。

【0060】ボード内スイッチ制御部82-1はボード内スイッチ71-1の出力側に接続される場合に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とが“0”側に接続されるよう制御する。

【0061】この時、スイッチ(SW#1)74-1とスイッチ(SW#11～SW#20)71a-1～71j-1とは夫々“1”側及び“0”側のいずれに接続されていてもよい。

【0062】ボード内スイッチ制御部82-1はボード

内スイッチ71-1の入力側に接続される場合に、スイッチ(SW#2)75-1とスイッチ(SW#3)76-1とが“1”側に接続されるよう制御する。

【0063】この時、スイッチ(SW#1)74-1とスイッチ(SW#11～SW#20)71a-1～71j-1とは夫々“1”側及び“0”側のいずれに接続されてもよい。

【0064】ボード内スイッチ制御部82-1はボード内スイッチ71-1がバッファA群77-1の出力に接続される場合に、スイッチ(SW#1)74-1が“1”側に接続されるよう制御する。

【0065】この時、スイッチ(SW#2, SW#3)75-1, 76-1とスイッチ(SW#11～SW#20)71a-1～71j-1とは夫々“1”側及び“0”側のいずれに接続されてもよい。

【0066】ボード内スイッチ制御部82-1はボード内スイッチ71-1がバッファB群78-1の出力に接続される場合に、スイッチ(SW#1)74-1が“0”側に接続されるよう制御する。

【0067】この時、スイッチ(SW#2, SW#3)75-1, 76-1とスイッチ(SW#11～SW#20)71a-1～71j-1とは夫々“1”側及び“0”側のいずれに接続されてもよい。

【0068】これら図1～図11を参照して本発明の一実施例によるクロスバスイッチ装置1について説明する。I/Oボード(#1～#4)4-1～4-4はクロスバスイッチ5の各ポートに接続され、クロスバスイッチ5の1ポート分のみを使用している。

【0069】これに対し、プロセッサボード2-1, 2-2及びメモリボード3-1, 3-2は図2に示すクロスバスイッチ側入出力部6-1～6-4を介してクロスバスイッチ5の各ポートに接続され、クロスバスイッチ5の2ポート分を使用している。

【0070】クロスバスイッチ側入出力部6-1～6-4は図3及び図4に示す各ボード内のデータ部7-1～7-4及びアドレスコントロール部8-1～8-4に接続されている。クロスバスイッチ側入出力部6-1～6-4では従来のクロスバスイッチ経由での転送要求に対し、識別ビットによって空きポートを確認した後に転送の可否を返答したり、接続されたボードからの転送要求を受けて適切なボードが接続されたクロスバスイッチ側アドレス制御部61-1に転送要求を行う。

【0071】図3に示す各ボード内のデータ部7-1～7-4はデータ振り分け用スイッチ74-1, 75-1, 76-1と2系統のバッファA群77-1及びバッファB群78-1とからなる。図4に示す各ボード内のアドレスコントロール部8-1～8-4はボード内アドレス制御部81-1とボード内スイッチ制御部82-1とからなる。

【0072】データ部7-1～7-4のボード内スイッ

チ71-1は図5に示す複数のスイッチ71a-1～71j-1の相互接続からなり、ボード内スイッチ制御部82-1からの指示に基づいて各スイッチ71a-1～71j-1が切替えられる。バッファA群77-1及びバッファB群78-1は各ボードへの入力データをポート毎にまとめて従来のボードがデータ幅を意識すること無く、データを受け取ることができるようにデータを256ビット幅で保持する。

【0073】アドレスコントロール部8-1～8-4のボード内アドレス制御部81-1は、図9に示すように、クロスバスイッチ5へのアドレス線と、識別ビット線(Sa, Sb)と、a, bポート識別線と、図40に示す従来装置のコントローラ22-1への信号線と、バッファA群77-1及びバッファB群78-1へのデータ取り込みタイミング用信号線と、その前段の128ビットバッファ72-1, 73-1へのデータ取り込みタイミング用信号線と、従来装置の入力バッファ23-1へのデータ取り込みタイミング用信号線とに夫々接続されている。

【0074】ボード内アドレス制御部81-1は従来装置のコントローラ22-1からの転送要求を受けて識別ビットを更新し、クロスバスイッチ5側に転送要求を行う。また、ボード内アドレス制御部81-1はクロスバスイッチ5側からの転送要求を受けて識別ビットの情報から転送されるデータの幅とポートとを認識してバッファA群77-1及びバッファB群78-1へデータを取り込み、従来装置のデータ入出力部の空きのタイミングでそのデータを転送する。

【0075】ボード内スイッチ制御部82-1はボード内アドレス制御部81-1からの指示を受けると、図11に示す内容を参照し、必要なスイッチに対して切替え指示を行う。

【0076】図7を参照すると、図2に示すクロスバスイッチ側入出力部6-1内のアドレス制御部61-1の構成が示されており、アドレス制御部61-1はコントローラ61a-1とメモリ(A)61b-1とメモリ(B)61c-1とから構成されている。

【0077】メモリ(A)61b-1はクロスバスイッチ装置1全体の構成環境を記憶しており[図8(a)参照]、該当する通信相手が256ビット幅転送の可能性があるかどうかを知るための手段となる。メモリ(B)61c-1は現在通信中の相手のボード名とポート名とを記憶し[図8(b)参照]、アドレス線の信号を伝達する際に参照する。

【0078】図9を参照すると、図4に示すボード内アドレス制御部81-1の詳細な構成が示されており、ボード内アドレス制御部81-1はコントローラ81a-1と、メモリ(C)81b-1と、メモリ(D)81c-1と、カウンタ81d-1～81g-1とから構成されている。

【0079】メモリ(C)81b-1は識別ビットS<sub>a</sub>, S<sub>b</sub>の1クロック前の値を保持し〔図10(a)参照〕、該当クロックで値が変化したものをコントローラ81a-1が知るための手段となる。

【0080】メモリ(D)81c-1はデータ部7-1のバッファA群77-1とバッファB群78-1とのデータとともに送付されたアドレス信号内容AA1, AA2, AA3, AA4, ……, AB1, AB2, AB3, AB4, ……を、同時に送られたデータを特定する記録NAA1, NAA2, NAA3, NAA4, ……, NAB1, NAB2, NAB3, NAB4, ……とともに保持する〔図10(b)参照〕。

【0081】カウンタ81d-1～81g-1はバッファA群77-1及びバッファB群78-1に夫々どれだけのデータが入っているかと、従来装置のデータ入力部にロックの何番目のデータを提供しているかを示す。

【0082】これはバッファA群77-1及びバッファB群78-1にデータ取り込み用クロックを送る時に、同時に該当するカウンタ81d-1, 81f-1にカウントアップ指示を出力し、従来装置のデータ入力部のバッファにデータ取り込み指示を送る時に、同時にカウンタ81d-1, 81f-1にカウントダウン指示を、カウンタ81e-1, 81g-1にカウントアップ指示を夫々出力し、従来装置のデータ入力部のバッファへのロックデータの最後のデータ取り込み指示とともにカウンタ81e-1, 81g-1にゼロリセット指示を送ることで実現される。

【0083】図12～図15は図2及び図7に示すクロスバスイッチ側アドレス制御部61-1の動作を示すフローチャートであり、図16～図23は図4及び図9に示すボード内アドレス制御部81-1の動作を示すフローチャートである。

【0084】これら図1～図23を参照して本発明の一実施例によるクロスバスイッチ装置1の動作について説明する。尚、上記のフローチャートの動作は各制御部が図示せぬ制御メモリのプログラムを実行することでも実現可能であり、制御メモリとしてはROM(リードオンリメモリ)等が使用可能である。

【0085】図12～図15はクロスバスイッチ側アドレス制御部61-1に直接接続されたプロセッサボード2-1が転送要求を行う場合の動作を示している。この場合、クロスバスイッチ側アドレス制御部61-1はプロセッサボード2-1のアドレスコントロール部8-1のボード内アドレス制御部81-1からアドレス線を介して転送要求を受領すると(図12ステップS1)、接続されているプロセッサボード2-1が256ビットボードであれば(図12ステップS2)、識別ビットを参考し、自回路のポートの空き状況を確認する(図12ステップS3)。

【0086】クロスバスイッチ5のポートを256ビッ

ト確保できれば、つまりクロスバスイッチ側入出力部6-1が接続されるクロスバスイッチ5の2つのポートを確保できれば(図12ステップS4)、クロスバスイッチ側アドレス制御部61-1はメモリ(A)61b-1を参考し、通信相手の最大データ幅を確認する(図12ステップS5)。

【0087】クロスバスイッチ側アドレス制御部61-1はその通信相手の最大データ幅が256ビット幅であれば(図12ステップS6)、通信相手のポートa, bに対応する2本のアドレス線に転送要求を送付し(図12ステップS7)、128ビットであれば通信相手のポートに対応するアドレス線(1本)に転送要求を送付する(図12ステップS12)。

【0088】クロスバスイッチ側アドレス制御部61-1は2本のアドレス線の両方から転送OKが返ってくると(図12ステップS8)、その信号をプロセッサボード2-1のボード内アドレス制御部81-1に中継する。クロスバスイッチ側アドレス制御部61-1は以降、転送終了まで同じ経路で信号を中継する(図12ステップS9)。

【0089】これに対し、クロスバスイッチ側アドレス制御部61-1は1本のアドレス線のみから転送OKがあった場合(図14ステップS18)、予め決められた方法でいずれかのポートに対応する識別ビットを“0”に変更する(図14ステップS19)。

【0090】クロスバスイッチ側アドレス制御部61-1は識別ビットが“1”的側の経路を確保して転送OK信号をプロセッサボード2-1のボード内アドレス制御部81-1に中継する(図14ステップS20)。

【0091】この場合、クロスバスイッチ側アドレス制御部61-1はメモリ(B)61c-1に確保した経路と相手先情報を記録し(図14ステップS20)、以降、ボード内アドレス制御部81-1からの信号についてメモリ(B)61c-1に記録した経路と相手先情報を参照して確認し、同じ通信相手からの信号であれば、転送終了までその信号の中継を続ける(図14ステップS21)。尚、クロスバスイッチ側アドレス制御部61-1は転送終了になると、同時にメモリ(B)61c-1の経路情報を消去する(図14ステップS22)。

【0092】クロスバスイッチ側アドレス制御部61-1は両方のアドレス線から転送不可が返ってきた場合(図14ステップS23)、その信号をプロセッサボード2-1のボード内アドレス制御部81-1に中継する(図14ステップS24)。

【0093】一方、クロスバスイッチ側アドレス制御部61-1はプロセッサボード2-1のポートが128ビット幅しか確保できなければ(図12ステップS10)、相手のアドレス線1本を予め決められた方法で選択して転送要求を送付する(図12ステップS11)。

【0094】クロスバスイッチ側アドレス制御部61-1はその転送要求に対して転送OKが返ってくると(図14ステップS18)、上記と同様にして経路を確保し(図14ステップS20)、プロセッサボード2-1のボード内アドレス制御部81-1に転送OKを中継する(図14ステップS21)。

【0095】この場合も、クロスバスイッチ側アドレス制御部61-1はメモリ(B)61c-1に確保した経路と相手先情報を記録し(図14ステップS20)、以降、ボード内アドレス制御部81-1からの信号についてメモリ(B)61c-1に記録した経路と相手先情報を参照して確認し、同じ通信相手からの信号であれば、転送終了までその信号の中継を続ける(図14ステップS21)。尚、クロスバスイッチ側アドレス制御部61-1は転送終了になると、同時にメモリ(B)61c-1の経路情報を消去する(図14ステップS22)。

【0096】クロスバスイッチ側アドレス制御部61-1は転送不可が返ってきた場合にも(図14ステップS23)、その信号と同じボード内アドレス制御部81-1に中継する(図14ステップS24)。

【0097】プロセッサボード2-1のポートが256ビットでない場合(図12ステップS2)、クロスバスイッチ側アドレス制御部61-1はメモリ(A)61b-1を参照し、通信相手のデータ幅に応じたアドレス線に転送要求の信号を中継する(図13ステップS13)。

【0098】クロスバスイッチ側アドレス制御部61-1はその転送要求に対して転送OKが返ってくると(図13ステップS14)、上記と同様に、プロセッサボード2-1のボード内アドレス制御部81-1に転送OKを中継する。以降、クロスバスイッチ側アドレス制御部61-1は転送終了までその信号の中継を続ける(図13ステップS15)。

【0099】クロスバスイッチ側アドレス制御部61-1は転送不可が返ってきた場合にも(図13ステップS16)、その信号と同じボード内アドレス制御部81-1に中継する(図13ステップS17)。

【0100】図15はクロスバスイッチ側アドレス制御部61-1がクロスバスイッチ5側から転送要求を受けた場合の動作を示している。この場合、クロスバスイッチ側アドレス制御部61-1はクロスバスイッチ5側から転送要求を受領すると(図15ステップS31)、識別ビットを参照し、自回路のポートの空き状況を確認する(図15ステップS32)。

【0101】クロスバスイッチ側アドレス制御部61-1は接続されているプロセッサボード2-1が256ビットボードであれば(図15ステップS33)、転送要求がアドレス線2本からきたかどうかを判定する(図15ステップS34)。

【0102】クロスバスイッチ側アドレス制御部61-1は転送要求がアドレス線2本からきていれば、転送要求のポートが確保できるかどうかを調査する(図15ステップS35)。クロスバスイッチ側アドレス制御部61-1は転送要求のポートを確保可能であれば、識別ビットSa, Sbを両方“1”に変更することで確保し(図15ステップS36)、確保できた識別ビットに対応するアドレス線を介して転送OKを返す(図15ステップS37)。

【0103】クロスバスイッチ側アドレス制御部61-1は転送要求をボード内アドレス制御部81-1に転送し(図15ステップS38)、メモリ(B)61c-1に転送経路と相手情報を記憶し、以降該当アドレス線からの信号はメモリ(B)61c-1の内容を参照し、該当ポートからの信号であればこれをボード内アドレス制御部81-1に中継する(図15ステップS39)。

【0104】このとき、ボード内アドレス制御部81-1は1ビットのa, bポート識別線が“0”的時にaポートのデータ転送先からのアドレス信号であり、“1”的時にbポートのデータ転送先からのアドレス信号であると識別する。

【0105】転送終了後、クロスバスイッチ側アドレス制御部61-1はメモリ(B)61c-1の内容をクリアし、“1”に変更した識別ビットを元に戻す(図15ステップS40)。

【0106】クロスバスイッチ側アドレス制御部61-1は接続されているプロセッサボード2-1が128ビットボードで(図15ステップS33)、対応するポートが空いていれば(図15ステップS41)、転送要求をそのまま中継し、従来装置の空き状況に対する返答を中継して返す(図15ステップS42)。以降、クロスバスイッチ側アドレス制御部61-1は上記と同様の動作を行う(図15ステップS38～S40)。

【0107】クロスバスイッチ側アドレス制御部61-1は対応するポートが空いていなければ(図15ステップS41)、あるいは転送要求がアドレス線2本からきていない時にポートが空いていなければ(図15ステップS34, S43)、または転送要求のポートが確保できなければ(図15ステップS44)、転送要求のあった経路で転送不可を返す(図15ステップS47)。

【0108】クロスバスイッチ側アドレス制御部61-1は転送要求がアドレス線2本からこない時に、転送要求のポートが確保できれば(図15ステップS43)、あるいは転送要求がアドレス線2本からきている時に、転送要求のポートが1本確保できれば(図15ステップS44)、空きポートに対応する識別ビットを“1”に変更する(図15ステップS45)。

【0109】クロスバスイッチ側アドレス制御部61-1は確保できたポートに対応するアドレス線を使用して転送OKを返し(図15ステップS46)、以降、上記

と同様の動作を行う(図15ステップS38～S40)。

【0110】図16～図23にプロセッサボード2-1のアドレスコントローラ部8-1のボード内アドレス制御部81-1(128ビットボードには実装されていない)の動作を示す。この場合、ボード内アドレス制御部81-1は直接接続された従来装置のコントローラ22-1(図40参照)から転送要求を受けると(図16ステップS51)、プロセッサボード2-1のデータ部7-1のボード内スイッチ71-1のポートc, dが使用されていないことを確認し、そのまま転送要求を中継する(図16ステップS52)。もし使用されていた場合は転送不可をコントローラ22-1に返す。

【0111】その後、ボード内アドレス制御部81-1は転送先からの転送OK通知を受領して識別ビットを確認し(図17ステップS61, S62)、256ビットの帯域を確保できれば、すなわちSa=1, Sb=1であれば(図17ステップS63)、これにデータを直接送り出せるようボード内スイッチ制御部82-1に経路を、つまりc→a, d→b経路の確保とスイッチ(SW#2, #3)75-1, 76-1の送出側経路への変更とを指示する(図17ステップS64)。

【0112】その後、ボード内アドレス制御部81-1は従来装置の出力バッファ24-1(図40参照)にクロスバスイッチ5のクロックを伝達し、毎クロック、新しいデータをクロスバスイッチ5上に送出可能とする(図17ステップS65)。

【0113】ボード内アドレス制御部81-1はコントローラ22-1からのアドレス線信号を転送完了までそのまま中継し(図17ステップS66)、コントローラ22-1から転送完了信号が送られてきたのをきっかけに識別ビットSa, Sbを“0”に戻す(図17ステップS67)。

【0114】ボード内アドレス制御部81-1は128ビットだけ帯域を確保できれば、すなわち識別ビットがSa=1, Sb=0であれば(図17ステップS68)、または識別ビットがSa=0, Sb=1であれば(図18ステップS74)、c, dから順番にデータを送れるようボード内スイッチ制御部82-1にクロック毎に経路を切替えるモードで動作するよう指示する。

【0115】識別ビットがSa=1, Sb=0の場合、ボード内アドレス制御部81-1はボード内スイッチ制御部82-1にc→a経路の確保とスイッチ(SW#2, #3)75-1, 76-1の送出側への変更とを指示する(図17ステップS69)。

【0116】以降、ボード内アドレス制御部81-1はクロスバスイッチ5のクロック毎に、c→aの経路とd→aの経路とを切替えるようボード内スイッチ制御部82-1に指示する(図17ステップS70)。ボード内アドレス制御部81-1は従来装置の出力バッファ2

4-1にクロスバスイッチ5のクロックを2回に1回伝達し、2クロックに1回新しいデータをクロスバスイッチ5上に送出可能とする(図17ステップS71)。

【0117】ボード内アドレス制御部81-1はコントローラ22-1からのアドレス線信号を転送完了までそのまま中継し(図17ステップS72)、コントローラ22-1から転送完了信号が送られてきたのをきっかけに識別ビットSaを“0”に戻す(図17ステップS73)。

【0118】識別ビットがSa=0, Sb=1の場合、ボード内アドレス制御部81-1はボード内スイッチ制御部82-1にc→b経路の確保とスイッチ(SW#2, #3)75-1, 76-1の送出側への変更とを指示する(図18ステップS75)。

【0119】以降、ボード内アドレス制御部81-1はクロスバスイッチ5のクロック毎に、c→bの経路とd→bの経路とを切替えるようボード内スイッチ制御部82-1に指示する(図18ステップS76)。ボード内アドレス制御部81-1は従来装置の出力バッファ24-1にクロスバスイッチ5のクロックを2回に1回伝達し、2クロックに1回新しいデータをクロスバスイッチ5上に送出可能とする(図18ステップS77)。

【0120】ボード内スイッチ制御部82-1はコントローラ22-1からのアドレス線信号を転送完了までそのまま中継し(図18ステップS78)、コントローラ22-1から転送完了信号が送られてきたのをきっかけに識別ビットSbを“0”に戻す(図18ステップS79)。

【0121】ボード内アドレス制御部81-1は上記の帯域を確保できなければ、従来装置のコントローラ22-1に転送不可を中継し、再送等は従来装置にまかせる(図18ステップS80)。

【0122】図19～図23はボード内アドレス制御部81-1がクロスバスイッチ5を経由して従来装置のコントローラ22-1から転送要求を受けた場合の動作を示している。この場合、ボード内アドレス制御部81-1はメモリ(C)81b-1を参照し、1クロック前と比べて“1”に変化した識別ビットを調査し(図19ステップS91, S92)、データが送られてくるポートを認識する。

【0123】ボード内アドレス制御部81-1はこの情報と使用中の経路の確認とから判明する使用可能なバッファA群77-1またはバッファB群78-1を選択し、適切な経路をボード内スイッチ制御部82-1に指示する。

【0124】この時、128ビットずつデータが送られてくる場合は前段のバッファ72-1, 73-1とバッファA群77-1またはバッファB群78-1とにクロックを交互に送ることで、256ビットのデータに揃えてバッファA群77-1またはバッファB群78-1に

記憶していく。

【0125】これと並行して、一方ではボード内アドレス制御部81-1が直接接続されているコントローラ22-1にデータを受領するために転送要求を送出する。もし、コントローラ22-1がもう一方のバッファ群からデータを転送中等のためデータを受領できない場合は転送要求を繰り返す。

【0126】転送OKが戻ってきたら、ボード内アドレス制御部81-1は該当バッファ側へスイッチ(SW#1)74-1を切替えさせ、同時に従来装置の入力バッファ23-1(図40参照)へのクロック送付を開始し、バッファ内のデータを取り込ませる。但し、このクロックはカウンタ81d-1～81g-1を参照しながら該当バッファに256ビットのデータが存在する時のみ送付する。

【0127】データ部7-1のバッファにデータを格納する時のボード内アドレス制御部81-1からバッファに制御信号を送る動作について以下に示す。転送相手と256ビット幅でデータを転送している場合、ボード内アドレス制御部81-1は該当バッファ群と前段の128ビットバッファにデータ取り込み信号を、クロスバスイッチ5側のクロックと同期して送付する。同時に、ボード内アドレス制御部81-1のカウンタ81d-1またはカウンタ81e-1のいずれか該当する方をカウントアップする。

【0128】同様に、128ビットでデータを受けている場合、ボード内アドレス制御部81-1は最初に受領する下位128ビットのタイミングで該当する前段バッファに取り込み指示を送り、クロスバスイッチ5側の次のクロックタイミングで該当バッファ群に信号を送付して古いデータを押し下げるとともに、ボード内スイッチ71-1を介して直接見える上位128ビットと前段バッファが持つ下位128ビット分のデータとをあわせて新たなデータとして取り込む。同時に、ボード内アドレス制御部81-1のカウンタ81d-1またはカウンタ81e-1の該当する方をカウントアップする。

【0129】データ部7-1のバッファから直接接続された従来装置のデータ入力部へのデータ転送は、該当データブロックへのコントローラ22-1からの転送OKの信号を直接接続されたボード内アドレス制御部81-1が受領した後に行う。

【0130】このデータ転送はカウンタ81d-1～81g-1を参照し、バッファ群に256ビットのデータが蓄積されている場合は予め定められた通常のクロック信号を従来装置のデータ入力部のバッファのクロック線に送る。そのバッファ群に256ビットのデータが無い場合はクロック信号の伝達を見送る。

【0131】すなわち、ボード内アドレス制御部81-1は転送相手と256ビット幅でデータを転送している場合、つまり識別ビットがSa=0→1, Sb=0→1

と変化している場合(図19ステップS93)、ボード内スイッチ制御部82-1にa→c, b→d経路の確保とスイッチ(SW#2, #3)75-1, 76-1の送出側経路への変更とを指示する(図19ステップS94)。

【0132】ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がOKであれば(図19ステップS95)、ボード内スイッチ制御部82-1にスイッチ(SW#1)74-1をバッファA群77-1に切替えるよう指示する(図19ステップS96)。ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がNGであれば(図19ステップS95)、アドレス線の転送要求をメモリ(D)81c-1のバッファA群77-1用のアドレス用バッファに蓄積する(図19ステップS99)。

【0133】ボード内アドレス制御部81-1はメモリ(D)81c-1の記録NAA<sub>n</sub>(n=1, 2, 3, 4, ...)とクロック信号とを参照し、アドレス情報A<sub>An</sub>を対応するデータと同時に従来装置のコントローラ22-1に中継し、クロスバスイッチ5の動作クロックをそのまま毎回、従来装置の入力バッファ23-1に伝達する(図19ステップS97)。ボード内アドレス制御部81-1はコントローラ22-1から転送完了信号が送られてきたのをきっかけに識別ビットSa, Sbを“0”に戻す(図19ステップS98)。

【0134】また、ボード内アドレス制御部81-1は転送相手と128ビット幅でデータを転送している場合、つまり識別ビットがSa=0→1と変化している場合(図20ステップS100)、ポートbの接続経路を確認する(図20ステップS101)。

【0135】ボード内アドレス制御部81-1はポートbがバッファA群77-1に接続されていれば(図20ステップS102)、ボード内スイッチ制御部82-1にa→e, f経路の確保に変更するよう指示する(図20ステップS103)。

【0136】ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がOKであれば(図20ステップS104)、ボード内スイッチ制御部82-1にスイッチ(SW#1)74-1をバッファB群78-1に切替えるよう指示する(図20ステップS105)。ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がNGであれば(図20ステップS104)、アドレス線の転送要求をメモリ(D)81c-1のバッファB群78-1用のアドレス用バッファに蓄積する(図20ステップS109)。

【0137】ボード内アドレス制御部81-1はバッファB群78-1に256ビット幅のデータがあれば(図20ステップS106)、メモリ(D)81c-1の記録NAB<sub>n</sub>(n=1, 2, 3, 4, ...)とクロック信

号とを参照し、アドレス情報ABnを対応するデータと同時に従来装置のコントローラ22-1に中継し、クロスバスイッチ5の動作クロックをそのまま毎回、従来装置の入力バッファ23-1に伝達する(図20ステップS107)。ボード内アドレス制御部81-1はコントローラ22-1から転送完了信号が送られてきたのをきっかけに識別ビットSaを“0”に戻す(図20ステップS108)。

【0138】ボード内アドレス制御部81-1はポートbがバッファA群77-1に接続されていなければ(図20ステップS102)、ボード内スイッチ制御部82-1にa→c, d経路の確保とスイッチ(SW#2, #3)75-1, 76-1の送出側経路への変更とを指示する(図22ステップS119)。

【0139】ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がOKであれば(図22ステップS120)、ボード内スイッチ制御部82-1にスイッチ(SW#1)74-1をバッファA群77-1に切替えるよう指示する(図22ステップS121)。ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がNGであれば(図22ステップS120)、アドレス線の転送要求をメモリ(D)81c-1のバッファA群77-1用のアドレス用バッファに蓄積する(図22ステップS125)。

【0140】ボード内アドレス制御部81-1はバッファA群77-1に256ビット幅のデータがあれば(図22ステップS122)、メモリ(D)81c-1の記録NAAn(n=1, 2, 3, 4, ...)とクロック信号とを参照し、アドレス情報AA<sub>n</sub>を対応するデータと同時に従来装置のコントローラ22-1に中継し、クロスバスイッチ5の動作クロックをそのまま毎回、従来装置の入力バッファ23-1に伝達する(図22ステップS123)。ボード内アドレス制御部81-1はコントローラ22-1から転送完了信号が送られてきたのをきっかけに識別ビットSaを“0”に戻す(図22ステップS124)。

【0141】ボード内アドレス制御部81-1は転送相手と128ビット幅でデータを転送している場合、つまり識別ビットがSb=0→1と変化している場合(図21ステップS110)、ポートaがバッファA群77-1に接続されていれば(図21ステップS111)、ボード内スイッチ制御部82-1にa→e, f経路の確保に変更するよう指示する(図21ステップS112)。

【0142】ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がOKであれば(図21ステップS113)、ボード内スイッチ制御部82-1にスイッチ(SW#1)74-1をバッファB群78-1に切替えるよう指示する(図21ステップS114)。ボード内アドレス制御部81-1は従来装置

のコントローラ22-1への転送要求がNGであれば(図21ステップS113)、アドレス線の転送要求をメモリ(D)81c-1のバッファB群78-1用のアドレス用バッファに蓄積する(図21ステップS118)。

【0143】ボード内アドレス制御部81-1はバッファB群78-1に256ビット幅のデータがあれば(図21ステップS115)、メモリ(D)81c-1の記録NAAn(n=1, 2, 3, 4, ...)とクロック信号とを参照し、アドレス情報ABnを対応するデータと同時に従来装置のコントローラ22-1に中継し、クロスバスイッチ5の動作クロックをそのまま毎回、従来装置の入力バッファ23-1に伝達する(図21ステップS116)。ボード内アドレス制御部81-1はコントローラ22-1から転送完了信号が送られてきたのをきっかけに識別ビットSbを“0”に戻す(図21ステップS117)。

【0144】ボード内アドレス制御部81-1はポートaがバッファA群77-1に接続されていなければ(図21ステップS111)、ボード内スイッチ制御部82-1にa→c, d経路の確保とスイッチ(SW#2, #3)75-1, 76-1の送出側経路への変更とを指示する(図23ステップS126)。

【0145】ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がOKであれば(図23ステップS127)、ボード内スイッチ制御部82-1にスイッチ(SW#1)74-1をバッファA群77-1に切替えるよう指示する(図23ステップS128)。ボード内アドレス制御部81-1は従来装置のコントローラ22-1への転送要求がNGであれば(図23ステップS127)、アドレス線の転送要求をメモリ(D)81c-1のバッファA群77-1用のアドレス用バッファに蓄積する(図23ステップS132)。

【0146】ボード内アドレス制御部81-1はバッファA群77-1に256ビット幅のデータがあれば(図23ステップS129)、メモリ(D)81c-1の記録NAAn(n=1, 2, 3, 4, ...)とクロック信号とを参照し、アドレス情報AA<sub>n</sub>を対応するデータと同時に従来装置のコントローラ22-1に中継し、クロスバスイッチ5の動作クロックをそのまま毎回、従来装置の入力バッファ23-1に伝達する(図23ステップS130)。ボード内アドレス制御部81-1はコントローラ22-1から転送完了信号が送られてきたのをきっかけに識別ビットSbを“0”に戻す(図23ステップS131)。

【0147】図24は本発明の一実施例によるクロスバスイッチ装置1におけるデータ転送の場合分けを示す図である。図において、C1は256ビットのデータを256ビットポートへ転送する際に、256ビット帯域を

確保できる場合を示し、C2は256ビットのデータを256ビットポートへ転送する際に、128ビット帯域を確保できる場合を示し、C3は256ビットのデータを256ビットポートへ転送する際に、帯域を確保できない場合を示している。

【0148】C4は128ビットのデータを256ビットポートへ転送する際に、128ビット帯域を確保できる場合を示し、C5は128ビットのデータを256ビットポートへ転送する際に、帯域を確保できない場合を示している。

【0149】C6は256ビットのデータを128ビットポートへ転送する際に、128ビット帯域を確保できる場合を示し、C7は256ビットのデータを128ビットポートへ転送する際に、帯域を確保できない場合を示している。

【0150】C8は128ビットのデータを128ビットポートへ転送する際に、128ビット帯域を確保できる場合を示し、C9は128ビットのデータを128ビットポートへ転送する際に、帯域を確保できない場合を示している。

【0151】図25は本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に256ビット帯域を確保できる場合(C1の場合)の要求側の動作を示す図であり、図26は本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に256ビット帯域を確保できる場合(C1の場合)の供給側の動作を示す図である。

【0152】図27は本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合(C2の場合)の要求側の動作を示す図であり、図28は本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合(C2の場合)の供給側の動作を示す図である。

【0153】図29は本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合(C3の場合)の要求側の動作を示す図であり、図30は本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合(C3の場合)の供給側の動作を示す図である。

【0154】図31は本発明の一実施例による128ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合(C4の場合)の要求側の動作を示す図であり、図32は本発明の一実施例による128ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合(C4の場合)の供給側の動作を示す図である。

【0155】図33は本発明の一実施例による128ビットのデータを256ビットポートへ転送する際に帯域

を確保できない場合(C5の場合)の要求側の動作を示す図であり、図34は本発明の一実施例による128ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合(C5の場合)の供給側の動作を示す図である。

【0156】図35は本発明の一実施例による256ビットのデータを128ビットポートへ転送する際に128ビット帯域を確保できる場合(C6の場合)の要求側の動作を示す図であり、図36は本発明の一実施例による256ビットのデータを128ビットポートへ転送する際に128ビット帯域を確保できる場合(C6の場合)の供給側の動作を示す図である。

【0157】図37は本発明の一実施例による256ビットのデータを128ビットポートへ転送する際に帯域を確保できない場合(C7の場合)の要求側の動作を示す図であり、図38は本発明の一実施例による256ビットのデータを128ビットポートへ転送する際に帯域を確保できない場合(C7の場合)の供給側の動作を示す図である。

【0158】これら図1～図11及び図24～図38を参照して本発明の一実施例によるクロスバスイッチ装置1を用いたデータ転送について説明する。尚、図24に示すC8, C9の場合は従来装置と同じ環境であり、その動作は自明であるため、特に説明しない。

【0159】まず、256ビットのデータを256ビットポートへ転送する際に256ビット帯域を確保できる場合(C1の場合)、要求側では識別ビットSa, Sbがともに“0”的時に従来装置のコントローラ22-1から転送要求があると(処理C1-1)、ボード内アドレス制御部81-1が識別ビットSa, Sbを両方“1”にして転送要求を送出する(Sa=0→1, Sb=0→1)(処理C1-2)。ここで、供給側では処理C-1, C-2の時に識別ビットSa, Sbがともに“0”である。

【0160】その後、要求側のクロスバスイッチ側アドレス制御部61-1は識別ビットSa, Sbが両方“1”になると、通信相手の2つのアドレス線に転送要求を送出する。供給側のクロスバスイッチ側アドレス制御部61-1は2つのアドレス線の転送要求を検出する。この時、識別ビットSa, Sbは要求側で“1”、供給側で“0”である(処理C1-3)。

【0161】供給側のクロスバスイッチ側アドレス制御部61-1は識別ビットSa, Sbがともに“0”であるので、2つのアドレス線の両方に転送OKを返答し、同時に識別ビットSa, Sbを両方“1”(Sa=0→1, Sb=0→1)にして転送要求をボードに送出する。その後、供給側のボード内アドレス制御部81-1はボード内スイッチ制御部82-1にa→c, b→dの経路設定を指示する(処理C1-4)。

【0162】供給側のボード内アドレス制御部81-1

は従来装置のコントローラ22-1に転送要求を伝達する。要求側のクロスバスイッチ側アドレス制御部61-1は2つのアドレス線の両方から転送OKを確認すると、識別ビットSa, Sbを両方“1”的ままでし、ボードに転送OKを伝達する（処理C1-5）。

【0163】要求側のボード内スイッチ制御部82-1はボード内スイッチ制御部82-1にa→c, b→dの経路設定を指示し、スイッチ（SW#2, SW#3）75-1, 76-1を送出側にするよう指示する（処理C1-6）。

【0164】要求側のボード内スイッチ制御部82-1は指示された設定を行うと、データを送出する。供給側のボード内スイッチ制御部82-1は送られてきたデータをバッファA群77-1で受取る（処理C1-7）。

【0165】供給側のボード内アドレス制御部81-1はバッファ群から従来装置のデータ入力部が取り込み中のデータがないか、または取り込み終了を確認する（処理C1-8）。

【0166】供給側のボード内アドレス制御部81-1は確認後に、アドレスを従来装置のコントローラに送付する。クロスバスイッチ側アドレス制御部61-1はスイッチ（SW#1）74-1をバッファA群77-1に設定するよう指示する（処理C1-9）。

【0167】要求側のボード内アドレス制御部81-1は送出完了後、識別ビットSa, Sbを“0”に戻し（Sa=1→0, Sb=1→0）、供給側のボード内アドレス制御部81-1は転送完了後、識別ビットSa, Sbを“0”に戻す（Sa=1→0, Sb=1→0）（処理C1-10）（図25及び図26参照）。

【0168】256ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合（C2の場合）、要求側及び供給側ともに上記の処理C1-1～C1-3を行う。

【0169】その後に、供給側のクロスバスイッチ側アドレス制御部61-1は識別ビットSa, Sbをみてポートaまたはポートbが使用中であることを認識し、空いている側のアドレス線に転送OKを返答し、同時に応する識別ビットSa, Sbを“1”（Sa=0→1またはSb=0→1）にして転送要求をボードに送出する（処理C2-1）。

【0170】供給側のボード内アドレス制御部81-1はボード内スイッチ制御部82-1に確保したポートから確保可能なバッファ群への経路を確保するよう指示する。要求側のクロスバスイッチ側アドレス制御部61-1は2つのアドレス線の一方から転送OKを確認すると、転送OKがこなかった方の識別ビットSa, Sbを“0”にし（1, 1→0または1→0, 1）、ボードに転送OKを伝達する（処理C2-2）。

【0171】要求側のボード内アドレス制御部81-1は従来装置のコントローラ22-1に転送OKを伝達

し、ボード内スイッチ制御部82-1にスイッチ（SW#2, SW#3）75-1, 76-1を送出側にするよう指示する（処理C2-3）。

【0172】要求側のボード内スイッチ制御部82-1はボード内スイッチ制御部82-1にc→a or b, d→a or bの経路設定を指示し、従来装置の出力部に新データを2クロックに1回要求する。供給側のボード内アドレス制御部81-1は従来装置のコントローラ22-1に転送要求を伝達し、ボード内スイッチ制御部82-1はクロック毎にスイッチ（SW#11）71a-1またはスイッチ（SW#12）71b-1をスイッチし、バッファ群の上位下位ビットに順番にデータを送る経路を確保する（処理C2-4）。

【0173】要求側のボード内スイッチ制御部82-1は指示された設定を行うと、データを送出する。供給側のボード内スイッチ制御部82-1は送られてきたデータをバッファA群77-1またはバッファB群78-1で受取る（処理C2-5）。以後、要求側及び供給側ともに上記の処理C1-8～C1-10を行う（図27及び図28参照）。

【0174】256ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合（C3の場合）、要求側及び供給側ともに上記の処理C1-1～C1-3を行う。

【0175】その後に、供給側のクロスバスイッチ側アドレス制御部61-1は識別ビットSa, Sbをみてポートa及びポートbが使用中であることを認識し、帯域確保不可信号を返答する（処理C3-1）。

【0176】要求側のクロスバスイッチ側アドレス制御部61-1は帯域確保不可信号をボードにそのまま伝達し、識別ビットSa, Sbをともに“0”にする（Sa=1→0, Sb=1→0）（処理C3-2）。

【0177】要求側のボード内アドレス制御部81-1は従来装置のコントローラ22-1に帯域確保不可信号をそのまま伝達する（処理C3-3）。以降、従来装置のコントローラ22-1の再送要求にまかせる。従来装置における再送のきっかけを受領側が出している場合は、受領側の従来装置のコントローラ22-1まで要求することで、その方式のまま使用可能である（図29及び図30参照）。

【0178】128ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合（C4の場合）、要求側のクロスバスイッチ側アドレス制御部61-1は唯一のアドレス線から受領側の2つのアドレス線のいずれかに転送要求を送出する。供給側のクロスバスイッチ側アドレス制御部61-1は2つのアドレス線のいずれか一方の転送要求を検出する（処理C4-1）。

【0179】供給側のクロスバスイッチ側アドレス制御部61-1は識別ビットSa, Sbをみて少なくともボ

ートa, bいずれかが空いていることを確認し、空いているいずれかのポートのアドレス線から転送OKを返事する側の識別ビットを“1”にする（処理C4-2）。

【0180】要求側のクロスバスイッチ側アドレス制御部61-1は2つのアドレス線の一方から転送OKを確認すると、ボードに転送OKを伝達し、以降データ送付先を返事のあったポートに変更する。ボード内アドレス制御部81-1は従来装置のコントローラ22-1に転送OKをそのまま伝達する（処理C4-3）。

【0181】この後、供給側では上記の処理C2-2～C2-5, C1-8～1-10を行う。また、要求側では処理C4-3を行うと、以降、従来装置のコントローラ22-1からの信号とデータとをそのまま出力する（図31及び図32参照）。

【0182】128ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合（C5の場合）、要求側のクロスバスイッチ側アドレス制御部61-1は唯一のアドレス線から受領側のいずれかのアドレス線に転送要求を送出する。供給側のクロスバスイッチ側アドレス制御部61-1は2つのアドレス線の一方の転送要求を検出する（処理C5-1）。

【0183】供給側のクロスバスイッチ側アドレス制御部61-1は識別ビットS<sub>a</sub>, S<sub>b</sub>をみてポートa及びポートbが使用中であることを認識し、帯域確保不可信号を返答する（処理C5-2）。

【0184】要求側のクロスバスイッチ側アドレス制御部61-1は帯域確保不可信号をボードにそのまま伝達する（処理C5-3）。以降、従来装置のコントローラ22-1の再送要求にまかせる。従来装置における再送のきっかけを受領側が出している場合は、受領側の従来装置のコントローラ22-1まで要求することで、その方式のまま使用可能である（図33及び図34参照）。

【0185】256ビットのデータを128ビットポートへ転送する際に128ビット帯域を確保できる場合（C6の場合）、要求側のクロスバスイッチ側アドレス制御部61-1は2つのアドレス線のいずれかに転送要求を送出する。供給側のクロスバスイッチ側アドレス制御部61-1はアドレス線から転送要求を検出する（処理C6-1）。

【0186】供給側のクロスバスイッチ側アドレス制御部61-1は送り主のポートにあるアドレス線に転送OKを返事する。要求側のクロスバスイッチ側アドレス制御部61-1はアドレス線から転送OKを確認すると、ボードに転送OKを伝達する（処理C6-2）。

【0187】この後、要求側では上記の処理C2-3～C2-5, C1-8～1-10を行う。また、供給側では処理C6-2を行うと、以降、従来装置のコントローラ22-1へ信号とデータとをそのまま従来装置に入力する（図35及び図36参照）。

【0188】256ビットのデータを128ビットポー

トへ転送する際に帯域を確保できない場合（C7の場合）、要求側のクロスバスイッチ側アドレス制御部61-1は2つのアドレス線のいずれかから転送要求を送出する。供給側のクロスバスイッチ側アドレス制御部61-1はアドレス線から転送要求を検出する（処理C7-1）。

【0189】供給側のクロスバスイッチ側アドレス制御部61-1は送り主のポートのあるアドレス線に帯域確保不可信号を返事する。要求側のクロスバスイッチ側アドレス制御部61-1はアドレス線から帯域確保不可信号を確認すると、帯域確保不可信号をボードに伝達する（処理C7-2）。

【0190】以降、従来装置のコントローラ22-1の再送要求にまかせる。従来装置における再送のきっかけを受領側が出している場合は、受領側の従来装置のコントローラ22-1まで要求することで、その方式のまま使用可能である（図37及び図38参照）。

【0191】このように、幅の広いデータを受けられるボードに2系統の入力バッファと共にデータを振り分けるスイッチ及びコントローラを持っているので、2つのデータ幅の異なるボードと同時に転送を行うことができる。

【0192】また、幅の広いデータを送ることが可能なボードの出力バッファの先にデータを振り分けるスイッチ及びコントローラを持っているので、データを転送中であっても半分のデータ幅に相当するポートが未使用であれば別のデータ転送を行うことができる。

【0193】さらに、2組のアドレス線を設ける代わりに1本のアドレス線と2ビットの識別ビットと1ビットのa, bポート識別線とを使用しているので、接続部分の物理的なサイズを小さくし、安価に実現することができる。

【0194】さらにまた、データ線／アドレス線ともに通信相手のバス幅に依存せずに共用化を図っているので、通信相手のデータ幅に合わせたポートを複数設けるよりも安価に実現することができる。

#### 【0195】

【発明の効果】以上説明したように本発明によれば、複数のボードが夫々接続される同一データ幅の複数のポートを有し、アドレス信号を共有する複数のポートを介して複数のボード間を接続するデータ幅可変型クロスバスイッチ装置において、通信するボード同士のデータ幅が異なる際に、データ幅が広いポートが接続されるポートのうちの空いているポートを介して他のボードとの通信を行うことによって、クロスバスイッチに接続されたデータ幅が広いポートにおいて、データ幅が狭いポートとの通信中にも相手先のポートのデータ幅に関わらず通信することができるという効果がある。

#### 【図面の簡単な説明】

【図1】本発明の一実施例によるクロスバスイッチ装置

の構成を示すブロック図である。

【図2】図1のクロスバスイッチ側入出力部の構成を示すブロック図である。

【図3】図1のデータ部の構成を示すブロック図である。

【図4】図1のアドレスコントロール部の構成を示すブロック図である。

【図5】図3のボード内スイッチの構成を示すブロック図である。

【図6】(a), (b)は図3及び図5に示すスイッチの構成を示す図である。

【図7】図2に示すクロスバスイッチ側アドレス制御部の構成を示すブロック図である。

【図8】(a)は図7のメモリ(A)の記憶内容を示す図、(b)は図7のメモリ(B)の記憶内容を示す図である。

【図9】図4のボード内アドレス制御部の構成を示すブロック図である。

【図10】(a)は図9のメモリ(C)の記憶内容を示す図、(b)は図9のメモリ(D)の記憶内容を示す図である。

【図11】図4のボード内スイッチ制御部による図3及び図5のスイッチの制御を示す図である。

【図12】図2及び図7に示すクロスバスイッチ側アドレス制御部の動作を示すフローチャートである。

【図13】図2及び図7に示すクロスバスイッチ側アドレス制御部の動作を示すフローチャートである。

【図14】図2及び図7に示すクロスバスイッチ側アドレス制御部の動作を示すフローチャートである。

【図15】図2及び図7に示すクロスバスイッチ側アドレス制御部の動作を示すフローチャートである。

【図16】図4及び図9に示すボード内アドレス制御部の動作を示すフローチャートである。

【図17】図4及び図9に示すボード内アドレス制御部の動作を示すフローチャートである。

【図18】図4及び図9に示すボード内アドレス制御部の動作を示すフローチャートである。

【図19】図4及び図9に示すボード内アドレス制御部の動作を示すフローチャートである。

【図20】図4及び図9に示すボード内アドレス制御部の動作を示すフローチャートである。

【図21】図4及び図9に示すボード内アドレス制御部の動作を示すフローチャートである。

【図22】図4及び図9に示すボード内アドレス制御部の動作を示すフローチャートである。

【図23】図4及び図9に示すボード内アドレス制御部の動作を示すフローチャートである。

【図24】本発明の一実施例によるクロスバスイッチ装置におけるデータ転送の場合分けを示す図である。

【図25】本発明の一実施例による256ビットのデー

タを256ビットポートへ転送する際に256ビット帯域を確保できる場合の要求側の動作を示す図である。

【図26】本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に256ビット帯域を確保できる場合の供給側の動作を示す図である。

【図27】本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合の要求側の動作を示す図である。

【図28】本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合の供給側の動作を示す図である。

【図29】本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合の要求側の動作を示す図である。

【図30】本発明の一実施例による256ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合の供給側の動作を示す図である。

【図31】本発明の一実施例による128ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合の要求側の動作を示す図である。

【図32】本発明の一実施例による128ビットのデータを256ビットポートへ転送する際に128ビット帯域を確保できる場合の供給側の動作を示す図である。

【図33】本発明の一実施例による128ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合の要求側の動作を示す図である。

【図34】本発明の一実施例による128ビットのデータを256ビットポートへ転送する際に帯域を確保できない場合の供給側の動作を示す図である。

【図35】本発明の一実施例による256ビットのデータを128ビットポートへ転送する際に128ビット帯域を確保できる場合の要求側の動作を示す図である。

【図36】本発明の一実施例による256ビットのデータを128ビットポートへ転送する際に128ビット帯域を確保できる場合の供給側の動作を示す図である。

【図37】本発明の一実施例による256ビットのデータを128ビットポートへ転送する際に帯域を確保できない場合の要求側の動作を示す図である。

【図38】本発明の一実施例による256ビットのデータを128ビットポートへ転送する際に帯域を確保できない場合の供給側の動作を示す図である。

【図39】従来例によるクロスバスイッチ装置の構成を示すブロック図である。

【図40】図39のプロセッサボードの構成を示すブロック図である。

#### 【符号の説明】

1 クロスバスイッチ装置

2-1, 2-2 プロセッサボード


3-1, 3-2 メモリボード

4-1~4-4 I/Oボード


5 クロスバスイッチ  
 6-1~6-4 クロスバスイッチ側入出力部  
 7-1~7-4 データ部  
 8-1~8-4 アドレスコントロール部  
 61-1 クロスバスイッチ側アドレス制御部  
 61a-1 コントローラ  
 61b-1 メモリ(A)  
 61c-1 メモリ(B)  
 71-1 ボード内スイッチ  
 72-1, 73-1 バッフ

74-1~76-1,  
 71a-1~71j-1 スイッチ  
 77-1 バッファA群  
 78-1 バッファB群  
 81-1 ボード内アドレス制御部  
 81a-1 コントローラ  
 81b-1 メモリ(C)  
 81c-1 メモリ(D)  
 81d-1~81g-1 カウンタ  
 82-1 ボード内スイッチ制御部


【図1】




【図2】




【図4】




【図3】




【図5】



【図7】



【図6】




【図8】

(b)


(a)

| ポート名    | ポート名 |
|---------|------|
| プロセッサ#1 | a b  |
| プロセッサ#2 | a b  |
| メモリ#1   | a b  |
| メモリ#2   | a b  |
| I/O#1   | a    |
| I/O#2   | a    |
| I/O#3   | a    |
| I/O#4   | a    |

【図9】



【図16】



【図10】

(n)

| 現在の S a の値     | 現在の S b の値     |
|----------------|----------------|
| 1クロック前の S a の値 | 1クロック前の S b の値 |

(b)


| バッファA群用 |      | バッファB群用 |      |
|---------|------|---------|------|
| A△1     | N△△1 | △B1     | NAB1 |
| A△2     | N△△2 | △B2     | NAB2 |
| A△3     | N△△3 | △B3     | NAB3 |
| A△4     | N△△4 | △B4     | NAB4 |
| ⋮       | ⋮    | ⋮       | ⋮    |
| ⋮       | ⋮    | ⋮       | ⋮    |
| ⋮       | ⋮    | ⋮       | ⋮    |
| ⋮       | ⋮    | ⋮       | ⋮    |

【図24】


|                   |                |    |
|-------------------|----------------|----|
| 256bit→256bitポートへ | 256bit帯域確保OK   | C1 |
|                   | 128bit帯域確保OK   | C2 |
|                   | 帯域確保不可         | C3 |
| 128bit→256bitポートへ | 128bit以上帯域確保OK | C4 |
|                   | 帯域確保不可         | C5 |
| 256bit→128bitポートへ | 128bit帯域確保OK   | C6 |
|                   | 帯域確保不可         | C7 |
| 128bit→128bitポートへ | 128bit帯域確保OK   | C8 |
|                   | 帯域確保不可         | C9 |

【图11】


【図12】




【図13】




【図14】



【図15】



【図17】




【図31】

| 要求側                             |                       |             |  |       |
|---------------------------------|-----------------------|-------------|--|-------|
|                                 | ボード内アドレス制御部           | ボード内スイッチ制御部 | クロスバスイッチ側アドレス制御部                         | 識別bit |
| C4-1                            |                       |             | 唯一のアドレス線から受信側のいづれかのアドレス線へ要求送山            | 無し    |
| C4-2                            |                       |             |  | 無し    |
| C4-3                            | 従来装置のコントローラに信号をそのまま出力 |             | 信号をボード間にそのまま伝達<br>以降、データ送付先を返却のあったポートに変更 | 無し    |
| 以降、従来装置のコントローラからの信号とデータとをそのまま出力 |                       |             |  | 無し    |

| 要求側   |             |             |                               |       |
|---|-------------|-------------|-------------------------------|-------|
|   | ボード内アドレス制御部 | ボード内スイッチ制御部 | クロスバスイッチ側アドレス制御部              | 識別bit |
| C5-1  | 無し          | 無し          | 唯一のアドレス線から受信側のいづれかのアドレス線へ要求送山 | 無し    |
| C5-2  | 無し          | 無し          |                               | 無し    |
| C5-3  | 無し          | 無し          | 以下の信号をボード側にそのまま伝達             | 無し    |
| 以降、従来装置のコントローラの再送要求にまかせる<br>従来装置における前述のきっかけを受信側が示している場合は、<br>受信側の従来装置のコントローラまで要求を出すことで、<br>その方式のまま適用可能。 |             |             |                               |       |

【図33】

【図18】




【図34】

|   | 供給側                                   |             |             |       |
|---|---------------------------------------|-------------|-------------|-------|
|   | クロスバスイッチ側アドレス制御部                      | ボード内アドレス制御部 | ボード内スイッチ制御部 | 識別bit |
| C5-1  | 一方のアドレス線の要求を検出し                       |             |             | 1, 1  |
| C5-2  | 識別bitをみて、a, bが同じであることを認識し、帯域確保不可信号を返答 |             |             | 1, 1  |
| C5-3  |                                       |             |             |       |
| 以降、従来装置のコントローラの再送要求にまかせる<br>従来装置における再送のきっかけを受信側が示している場合は、<br>受信側の従来装置のコントローラまで要求を出すことで、<br>その方式のまま使用可能。 |                                       |             |             |       |


【図37】

|   | 要求側         |             |                           |                      |
|---|-------------|-------------|---------------------------|----------------------|
|   | ボード内アドレス制御部 | ボード内スイッチ制御部 | クロスバスイッチ側アドレス制御部          | 識別bit                |
| C7-1  |             |             | いずれかのアドレス線から要求送信          | 0→1, ?<br>o r ?, 0→1 |
| C7-2  |             |             | アドレス線から不可を傳達<br>ボードに不可と伝達 |                      |
| 以降、従来装置のコントローラの再送要求にまかせる<br>従来装置における再送のきっかけを受信側が示している場合は、<br>受信側の従来装置のコントローラまで要求を出すことで、<br>その方式のまま使用可能。 |             |             |                           |                      |


【図19】




【図20】



【図21】



【図22】




【図36】


|      | 供給側                           |                 |                 |        |
|------|-------------------------------|-----------------|-----------------|--------|
|      | クロスバスイッチ側<br>アドレス制御部          | ボード内<br>アドレス制御部 | ボード内<br>スイッチ制御部 | 識別 bit |
| C6-1 | アドレス線から要求<br>を検出              | 無し              | 無し              | 無し     |
| C6-2 | 送り主のポートにあ<br>るアドレス線へOK<br>を返事 | 無し              | 無し              | 無し     |

以降、従来装置のコントローラへの信号とデータとをそのまま従来装置に  
入力

【図40】




【図23】



【図38】

|   | 供給側                   |                 |                 |        |
|---|-----------------------|-----------------|-----------------|--------|
|   | クロスバスイッチ側<br>アドレス制御部  | ボード内<br>アドレス制御部 | ボード内<br>スイッチ制御部 | 識別 b11 |
| C7-1  | アドレス側から要求を検出          | 無し              | 無し              | 無し     |
| C7-2  | 送り元のポートのあるアドレス側へ不可を返却 | 無し              | 無し              | 無し     |
| 以降、従来装置のコントローラの再送要求にまかせる<br>従来装置における再送のきっかけを受領側が示している場合は、<br>受領側の従来装置のコントローラまで要求を出すことで、<br>その方式のまま使用可能。 |                       |                 |                 |        |

【図39】



【図25】

|       | 要求側  |                 |   |          |
|-------|--|-----------------|---|----------|
|       | ボード内<br>アドレス制御部  | ボード内<br>スイッチ制御部 | クロスバスイッチ側<br>アドレス制御部                                  | 識別bit    |
| C1-1  | 従来装置のコン<br>トローラより<br>転送要求あり                              |                 |   | 0, 0     |
| C1-2  | 識別bit<br>両方1へ<br>転送要求送出                                  |                 |   | 0→1, 0→1 |
| C1-3  |  |                 | 識別bitが両方<br>1をみて、通信相手<br>の2つのアドレス線<br>に要求送出           | 1, 1     |
| C1-4  |  |                 |   |          |
| C1-5  |  |                 | 両方のアドレス線<br>からOKを確認<br>識別bitを両方<br>立たせたまま<br>ボードにOK伝達 | 1, 1     |
| C1-6  | スイッチ制御部<br>～a→c,<br>b→dの経路<br>設定を指示<br>SW#2, #3<br>を送信側へ |                 |   | 1, 1     |
| C1-7  |  | データ送出           |   | 1, 1     |
| C1-8  |  |                 |   |          |
| C1-9  |  |                 |   |          |
| C1-10 | 送出完了後<br>識別bitを<br>0に                                    |                 |   | 1→0, 1→0 |

【図26】

|       | 供給側  |   |                   |          |
|-------|--|---|-------------------|----------|
|       | クロスバスイッチ側<br>アドレス制御部   | ボード内<br>アドレス制御部   | ボード内<br>スイッチ制御部   | 識別bit    |
| C1-1  |  |   |                   | 0, 0     |
| C1-2  |  |   |                   | 0, 0     |
| C1-3  | 2つのアドレス線の<br>要求を検出   |   |                   | 0, 0     |
| C1-4  | 識別bit=0を<br>みて、両方の<br>アドレス線にOKを<br>返答<br>同時に識別bitを<br>立て、要求をボード<br>に伝達 | スイッチ制御部<br>～a→c,<br>b→dの<br>経路設定を指示                                   |                   | 0→1, 0→1 |
| C1-5  | 従来装置の<br>コントローラに<br>伝達   |   |                   | 1, 1     |
| C1-6  |  |   |                   | 1, 1     |
| C1-7  |  |   | パッファA群<br>データ受け取り | 1, 1     |
| C1-8  |  | パッファ群から<br>従来装置の<br>データ入力端が<br>麻り込み中の<br>データがないか<br>、または取り込<br>み終了を確認 |                   |          |
| C1-9  | SW#1をパッファ<br>A群へ   | アドレスを従来<br>装置のコントロ<br>ーラに送付   |                   |          |
| C1-10 | 転送完了後<br>識別bitを<br>0に戻す  |   |                   | 1→0, 1→0 |

【図29】

|      | 要求側                                 |                 |   |          |
|------|-------------------------------------|-----------------|---|----------|
|      | ボード内<br>アドレス制御部                     | ボード内<br>スイッチ制御部 | クロスバスイッチ側<br>アドレス制御部                        | 識別bit    |
| C3-1 | 従来装置のコン<br>トローラより<br>転送要求あり         |                 |   | 0, 0     |
| C3-2 | 識別bit<br>両方1へ<br>転送要求送出             |                 |   | 0→1, 0→1 |
| C3-3 |                                     |                 | 識別bitが両方<br>1をみて、通信相手<br>の2つのアドレス線<br>に要求送出 | 1, 1     |
| C3-4 |                                     |                 |   |          |
| C3-5 |                                     |                 | 不可の符号をボード<br>側にそのまま伝送<br>識別bitを0, 0<br>へ    | 1→0, 1→0 |
| C3-6 | 従来装置のコン<br>トローラに不可<br>符号をそのまま<br>伝達 |                 |   | 0, 0     |

以降、従来装置のコントローラの再送要求にまかせる  
従来装置における再送のきっかけを受信側が利用している場合は、受信側の従来装置  
のコントローラまで要求することで、その方式のまま使用可能。

【図30】

|      | 供給側   |                 |                 |       |
|------|---|-----------------|-----------------|-------|
|      | クロスバスイッチ側<br>アドレス制御部  | ボード内<br>アドレス制御部 | ボード内<br>スイッチ制御部 | 識別bit |
| C3-1 |   |                 |                 | 0, 0  |
| C3-2 |   |                 |                 | 0, 0  |
| C3-3 | 2つのアドレス線の<br>要求を検出  |                 |                 | 1, 1  |
| C3-4 | 識別bitをみて、<br>a, bが並用中であ<br>ることを認識し、<br>指揮権不可信号を<br>アドレス線に返答 |                 |                 | 1, 1  |
| C3-5 |   |                 |                 | 1, 1  |
| C3-6 |   |                 |                 | 1, 1  |

以降、従来装置のコントローラの再送要求にまかせる  
従来装置における再送のきっかけを受信側が利用している場合は、受信側の従来装置  
のコントローラまで要求することで、その方式のまま使用可能。

【図27】

|       | 要求階   |   |                       |                     |
|-------|---|---|-----------------------|---------------------|
|       | ボード内<br>アドレス制御部   | ボード内<br>スイッチ制御部   | クロスバースイッチ制<br>アドレス制御部 | 選別bit               |
| C1-1  | 従来装置のコン<br>トローラより<br>転送要求あり   |   |                       | 0, 0                |
| C1-2  | 選別bit<br>#01へ<br>転送要求送信   |   |                       | 0→1, 0→1            |
| C1-3  |   | 選別bitが両方<br>に立て、選別相手<br>のうちのアドレス部<br>に貯蔵送出                            |                       | 1, 1                |
| C2-1  |   |   |                       | 1, 1                |
| C2-2  |   | 一方のアドレス部<br>からOKを確認<br>OKがこなかった方<br>の選別bitを0に<br>し<br>ボードに転送OKを<br>伝達 |                       | 1, 1→0<br>or 1→0, 1 |
| C2-3  | 従来装置のコン<br>トローラへ転送<br>OKと伝達<br>SW#2, #3<br>を巡回時へ                                  |   |                       | 1, 2<br>or 2, 1     |
| C2-4  | スイッチ制御部<br>へ<br>c-aarb,<br>d-aurb<br>を指定<br>従来装置の引け<br>側に転送データを<br>2クロックに1<br>回要求 |   |                       | 1, 2<br>or 2, 1     |
| C2-5  |   | データ退出   |                       | 1, ?<br>or ?, 1     |
| C1-8  |   |   |                       |                     |
| C1-9  |   |   |                       |                     |
| C1-10 | 送り完了後<br>選別bitを<br>0に戻す   |   |                       | 1→0, 1→0            |

【図28】

|       | 供給階   |   |  |                 |
|-------|---|---|--|-----------------|
|       | クロスバースイッチ制<br>アドレス制御部   | ボード内<br>アドレス制御部   | ボード内<br>スイッチ制御部                                    | 選別bit           |
| C1-1  |   |   |  | 0, 0            |
| C1-2  |   |   |  | 0, 0            |
| C1-3  | 2つのアドレス部の<br>要求を検出  |   |  | 1, 0<br>or 0, 1 |
| C2-1  | 選別bitが両て、<br>またはどちらが選別bit<br>であることを認識し<br>、立てている前の<br>アドレス部にOKを<br>返答、同時に選別<br>bitを立て、要求<br>をボードに伝達 |   |  | 0→1, 0→1        |
| C2-2  |   |   | スイッチへ初期<br>化したポートから<br>選別bitを立てる<br>アドレス制御部<br>を指示 |                 |
| C2-3  |   |   |  |                 |
| C2-4  | 従来装置のコン<br>トローラに伝達  | クロック周に<br>SW#1 または<br>SW#2を<br>スイッチ部の上<br>位ドライバーに<br>順次にデータを<br>送る経路を確保 |  | 1, 1<br>1, 1    |
| C2-5  |   | パッファへor<br>0回データ受け<br>取り  |  |                 |
| C1-8  |   | パッファ群から<br>従来装置のア<br>ドレス部が<br>取り込まれた<br>データがいいか<br>、または取り込<br>み終了を確認    |  |                 |
| C1-9  | SW#1をパッファ<br>へ  | アドレスを従来<br>装置のコントロ<br>ーラに送付   |  |                 |
| C1-10 |   | 転送完了後<br>選別bitを<br>0に戻す   |  | 1→0, 1→0        |

【図32】

|       | 供給側   | ポート内<br>アドレス制御部   | ポート内<br>スイッチ制御部   | 識別b11               |
|-------|---|---|---|---------------------|
| C4-1  | 一方のアドレス部の<br>要求を出力  |   |   | 0, 0<br>or 1, 0     |
| C4-2  | 識別b11を見て、<br>少しこともa, b<br>いずれかが1している<br>ことを確認し、ない<br>でいるいずれかの<br>ポートのアドレス線<br>からOKを返すする<br>側の識別b11を1<br>にする |   |   | 0→1, 1<br>or 2, 0→1 |
| C2-2  |   |   | スイッチへ接続<br>したポートから<br>既採用側バッフ<br>ア部へ接続接続<br>を出す                                   |                     |
| C2-3  |   |   |   |                     |
| C2-4  |   | 従来基板のコン<br>トローラに伝達  | クロック部に<br>SW#11または<br>SW#12を<br>ペイロード<br>バッファ部の上<br>位下位データに<br>順序にデータを<br>送る経路を確保 | 1, 1<br>1, 1        |
| C2-5  |   | バッファ部<br>上位データ受け<br>取り  |   |                     |
| C1-8  |   | バッファ部から<br>従来基板の<br>データ入力端が<br>取り込み中の<br>データがないか、<br>または取り込<br>み終了を確認 |   |                     |
| C1-9  | SW#1をバッフ<br>ア部へ   | アドレスを従来<br>基板のコントロ<br>ーラに送付   |   |                     |
| C1-10 |   | 伝送完了後<br>識別b11を<br>0に戻す   |   | 1→0, 1→0            |

【図35】

|       | 要求値  |                 |                              |                     |
|-------|--|-----------------|------------------------------|---------------------|
|       | ボード内<br>アドレス制御部  | ボード内<br>スイッチ制御部 | クロスバスイッチ側<br>アドレス制御部         | 識別bit               |
| C6-1  |  |                 | いざれかのアドレス<br>線から要求送出         | 0→1, ?<br>or ?, 0→1 |
| C6-2  |  |                 | アドレス線からOK<br>を確認<br>ボードにOK伝達 |                     |
| C2-3  | 従来装置のコン<br>トローラに転送<br>OKと伝達<br>SW#2, #3<br>を送出側へ                                     |                 |                              | 1, ?<br>or ?, 1     |
| C2-4  | スイッチ制御部<br>へ<br>c>a or b,<br>d>a or b<br>を指示<br>従来装置の出力<br>部に新データを<br>2クロックに1<br>回要求 |                 |                              | 1, ?<br>or ?, 1     |
| C2-5  | データ送出  |                 |                              | 1, ?<br>or ?, 1     |
| C1-8  |  |                 |                              |                     |
| C1-9  |  |                 |                              |                     |
| C1-10 | 送出完了後<br>識別bitを<br>0に戻す  |                 |                              | 1→0, 1→0            |

none

none

none

© EPODOC / EPO

PN - JP11296473 A 19991029

PD - 1999-10-29

PR - JP19980103232 19980415

OPD - 1998-04-15

TI - DATA WIDTH VARIABLE TYPE CROSSBAR SWITCHING DEVICE,  
CONNECTION METHOD THEREFOR, AND MEDIUM FOR STORING  
CONTROL PROGRAM FOR THE DEVICE

IN - YOKOYAMA ATSUSHI

PA - NIPPON ELECTRIC CO

IC - G06F13/36 ; G06F13/36 ; G06F15/16 ; H04L12/46 ; H04L12/28

© WPI / DERWENT

TI - Data width variable type crossbar-switch apparatus - enables  
communication via specific port using another board of larger data  
width, when data widths of communicating boards are different

PR - JP19980103232 19980415

PN - JP3189783B2 B2 20010716 DW200142 G06F13/36 033pp

- JP11296473 A 19991029 DW200003 G06F13/36 034pp

PA - (NIDE ) NEC CORP

IC - G06F13/36 ;G06F15/16 ;G06F15/173 ;G06F15/177 ;H04L12/28  
;H04L12/46

AB - JP11296473 NOVELTY - Several boards are connected to a set of  
ports with same data width. A cross bar switch 5) connects input  
ports (6-1-6-4), data ports (7-1-7-4) and address control ports (8-1-  
8-4) between processor boards (2-1,2-2) and memory boards  
(3-1,3- 2). When the data widths of the communicating boards are  
different, the communication is performed via specific port using  
another board with larger data width. DETAILED DESCRIPTION -  
INDEPENDENT CLAIMS are also included for the following: cross  
bar switch unit connecting method; control program recorded in  
recording medium

- USE - Data width variable type crossbar-switch apparatus.

- ADVANTAGE - Enables communication with narrow width as well as  
broad width ports. DESCRIPTION OF DRAWING(S) - The figure  
shows the block diagram of the data width variable type  
crossbar-switch apparatus. (2-1,2-2) Processor boards; (3-1,3-2)  
Memory boards; (5) Crossbar switch; (6-1-6-4) Input ports; (7-1-7-4  
) Data ports; (8-1-8-4) Address control ports.

- (Dwg.1/40)

OPD - 1998-04-15

none

none

none

none

none

none

AN - 2000-028977 [03]

© PAJ / JPO

PN - JP11296473 A 19991029

PD - 1999-10-29

AP - JP19980103232 19980415

IN - YOKOYAMA ATSUSHI

PA - NEC CORP

TI - DATA WIDTH VARIABLE TYPE CROSSBAR SWITCHING DEVICE,  
CONNECTION METHOD THEREFOR, AND MEDIUM FOR STORING  
CONTROL PROGRAM FOR THE DEVICE

AB - PROBLEM TO BE SOLVED: To provide a data width variable type crossbar switching device which can communicate regardless of the data width of another port even during communication between a port of a narrower data width and a port of a broader data width connected to the crossbar switch.

- SOLUTION: Communication with another port is executed using empty ports of the board of a wider data width when communicating through crossbar switch side input/output parts 6-1 to 6-4, data parts 7-1 to 7-4 and address control parts 8-1 to 8-4 arranged between processor boards 2-1 and 2-2, memory boards 3-1 and 3-2, and a cross bus switch 5 wherein data widths are different among communicating boards. Data are sorted for each communicated party by the data parts 7-1 to 7-4, the sorted data are retained in each of buffer group of two systems. The address control parts 8-1 to 8-4 instruct path of input/output data to the data parts 7-1 to 7-4.

I - G06F13/36 ;G06F13/36 ;G06F15/16 ;H04L12/46 ;H04L12/28

none

none

none

65831

(19) Japanese National Patent (JP)

(12) Public Patent official Bulletin (A)

(11) Publication number: 11-296473

(43) Date of publication of application: Oct. 29, 1999

| (51) Int. Cl. | Distinguishing Mark     | F1      |                |              |
|---------------|-------------------------|---------|----------------|--------------|
| G 0 6 F       | 13/36 320               | G 0 6 F | 13/36          | 320B         |
|               | 520                     |         |                | 520D         |
| H 0 4 L       | 15/16<br>12/46<br>12/28 | H 0 4 L | 15/16<br>11/00 | 400B<br>310C |

(21) Application Number: 10-103232

(22) Date of Filing: April 15, 1998

(71) Applicant: NEC CORP (Electric corporation)

(72) Inventor: Atsushi Yokoyama

(74) Agent: Attorney Yangai

(54) Title: DATA WIDTH VARIABLE TYPE CROSSBAR SWITCH DEVICE, AND CONNECTION METHOD, AND RECORDED CONTROL PROGRAM FOR THE RECORD MEDIUM

(57) Abstract:

[Problem to be solved] To provide a data width variable type crossbar switching device, which can communicate regardless of the data, width of another port even during communication between a narrower port data width and a broader/wider port data width connected to the crossbar switch.

[Solution] Communication with another port is executed using empty ports of the board of a wider data width when communicating through crossbar switch side input/output parts 6-1 to 6-4, data parts 7-1 to 7-4 and address control parts 8-1 to 8-4 arranged between processor boards 2-1 and 2-2, memory boards 3-1 and 3-2, and a crossbar switch 5 wherein data widths are different among communicating boards. Data are sorted for each communicated party by the data parts 7-1 to 7-4, the sorted data are retained in each of buffer group of two systems. The address control parts 8-1 to 8-4 instruct path of input/output data to the data parts 7-1 to 7-4.

## CLAIMS

[Claim 1] It has a plurality of ports of the same data width where a plurality of boards is connected. It is a data width variable type crossbar switch device, which connects between said plurality of boards through said plurality of ports. The data width variable type crossbar switch device is characterized by constitution so that the communication with other boards may be performed through the port which has empty ports where a board with said wide data width is connected, in case the data width of the boards with which communication differs.

[Claim 2] It has a plurality of ports of the same data width where a plurality of boards is connected. It is a data width variable type crossbar switch device, which connects between said plurality of boards through said plurality of ports. A detection means to detect the port which has empty ports where a board with said wide data width is connected in case the data width of the boards which communication differs, data width variable type crossbar switch device characterized by having a means to perform the communication with other boards through the port detected with said detection means.

[Claim 3] Data width variable type crossbar switch device according to claim 2 characterized by constitution so that said plurality of ports may be assigned to a board with said wide data width.

[Claim 4] Said detection means is a data width variable type crossbar switch device according to claim 3 characterized by constitution so that the port which is empty out of a plurality of ports assigned to the board with said wide data width may be detected.

[Claim 5] Said detection means is a data width variable type crossbar switch device according to claim 3 or 4 characterized by constitution so that said plurality of ports in use may be specially designated based on address information from the ports of each assigned to the board with said wide data width.

[Claim 6] Said detection means is a data width variable type crossbar switch device according to claim 3 to claim 5 characterized by including a memory means to memorize the information on the port assigned to a plurality of said boards of each, and a communication partner board on each of the port assigned to said plurality of board of each, and retention means to retain information which specifically designates the ports of each, which are assigned to proper board.

[Claim 7] Data width variable type crossbar switch device according to claim 2 to claim 6 characterized by including containing means to contain the data with which proper board is delivered and received between proper board and communication partners with said wide data width in the board.

[Claim 8] Data width variable type crossbar switch device according to claim 2 to claim 7 characterized by including a setting means to set up the I/O path of the data

delivered and received between proper boards with said wide data width and communication partners.

[Claim 9] It has plurality of ports of the same data width where plurality of boards is connected. It is the connection method of the data width variable type crossbar switch device, which connects between said plurality of boards through said plurality of ports. The connection method of the data width variable type crossbar switch device characterized by performing the communication with other boards through the port which has empty ports where a board with said wide data width is connected with the data width of the boards which communication differs.

[Claim 10] It has plurality of ports of the same data width where plurality of boards is connected. It is the connection method of the data width variable type crossbar switch device, which connects between said plurality of boards through said plurality of ports. The step which detects the port which has empty ports where a board with said wide data width is connected in case the data width variable type crossbar switch device characterized by having the step which performs the communication with other boards through the detected port.

[Claim 11] The connection method of the data width variable type crossbar switch device according to claim 10 characterized by assigning said plurality of ports to a board with said wide data width.

[Claim 12] The step which detects said empty port is the connection method of the data width variable type crossbar switch device according to claim 11 characterized by constitution so that the port which is empty out of plurality of ports assigned to the board with said wide data width may be detected.

[Claim 13] The step which detects said empty port is the connection method of the data width variable type crossbar switch device according to claim 11 or 12 characterized by specially designating a port in use of said plurality of ports based on a plurality of address information from the ports of each assigned to the board with said wide data width.

[Claim 14] The step which detects said empty port is the connection method of the data width variable type crossbar switch device according to claim 11 to claim 13 characterized by memory means to memorize information on the port assigned to said plurality of boards of each, so that said empty port may be detected using a retention means to retain the information which specially designates the ports of each which were assigned to the board and the board of a communication partner for every port.

[Claim 15] The connection method of the data width variable type crossbar switch device according to claim 11 to claim 14 characterized by containing the data delivered and received between proper boards and communication partners by one side of the 1<sup>st</sup> and 2<sup>nd</sup> containing means by which said data width has the data width of a board.

[Claim 16] The connection method of the data width variable type crossbar switch device according to claim 10 to claim 15 characterized by including the step which sets up the I/O path of the data delivered and received between boards and communications partners with said wide data width.

[Claim 17] It has a plurality of ports of the same data width where a plurality of boards is connected. It is the record medium which recorded the connection control program for making the processing which connects between said plurality of boards through said plurality of ports perform to a processor. Said connection control program is the record medium which recorded the connection control program characterized by making the communication with other boards perform to said processor through the port which has empty ports where a board with said wide data width is connected in case the data width of the boards differ in communication.

[Claim 18] It has a plurality of ports of the same data width where a plurality of boards is connected. It is the record medium which recorded the connection control program for making the processing which connects between said plurality of boards through said plurality of ports perform to a processor. Said connection control program makes the port which has empty ports where a board with said wide data width is connected to it in case the data width of the boards which communication differs in said processor detect. The record medium that recorded the connection control program characterized by making the communication with other boards performs through the detected port.

[Claim 19] Said connection control program is the record medium which recorded the connection control program according to claim 18 characterized by making the port which is empty out of a plurality of ports assigned to the board with said wide data width to detect in case said processor is made to detect said empty port.

[Claim 20] Said connection control program is the record medium which recorded the connection program according to claim 18 or 19 characterized by making a port in use of said plurality of ports specially designated based on a plurality of address information from the ports of each assigned to the board with said wide data width in case said processor is made to detect said empty port.

[Claim 21] A memory means to memorize the information on the port assigned to said plurality of boards of each, in case said connection control program makes said processor detect said empty port, on said plurality of boards of each claim 18 to claim 20 characterized by making said empty port detect using a retention means to retain the information which specially designates the assigned ports of each which were assigned to the board and the board of a communications partner for every port either the connection control program or the recorded record medium.

[Claim 22] Said connection control program, claim 18 to claim 21 characterized by making the data delivered and received between boards and communication partners by one side of the 1<sup>st</sup> and 2<sup>nd</sup> containing means which the data width of a board with said

wide data width in said processor store is the record medium which recorded the connection control program.

[Claim 23] Said connection control program, claim 18 to claim 22 characterized by making the I/O path of the data delivered and received between boards and communication partners with said wide data width set it as said processor is the record medium which recorded the connection control program.

[Detailed Description of the Invention]

[0001]

[Technical Field of the Invention] This invention relates to the crossbar switch device which connects between ports with especially different data width about the record medium which recorded the control program on data width variable type crossbar switch device and its connection method line up.

[002]

[Description of the prior art] In this kind of crossbar switch device, as shown in Fig. 39, the processor board (#1-#3) 2-1 to 2-3, the memory board (#1-#3) 3-1 to 3-3, and the I/O (I/O) board (#1-#6) 4-1 to 4-6 are mutually connected through a crossbar switch 5.

[0003] In this case, it has data width each different, respectively in the processor board (#1-#3) 2-1 to 2-3, the memory board (#1-#3) 3-1 to 3-3, and the I/O (I/O) board (#1-#6) 4-1 to 4-6. That is, the crossbar switch 5 has connected between the ports of different data width.

[0004] Here as shown in the processor board (#1) 2-1 at Fig. 40, the processor 21-1, the controller 22-1, the input buffer 23-1, and the output buffer 24-1 are carried, and they are mutually connected by bus 200-1 in a board.

[0005] In addition, although not illustrated, it has the same constitution as other processor boards (#2, #3) 2-2 and the processor board (#1) 2-1 of the above. Moreover, although not illustrated like the above, the memory board (#1-#3) 3-1 to 3-3 and the I/O (I/O) board (#1-#6) 4-1 to 4-6 also have the same constitution as the above-mentioned processor board (#1) 2-1 except carrying memory and I/O instead of a processor 21-1.

[0006] The above crossbar switch device is performing the communication in the ports of the same data width because a controller 22-1 controls an input buffer 23-1 and an output buffer 24-1.

[0007]

[Problems to be solved by the Invention] Although between the ports of the data width from which the crossbar switch differs is connected with the prior crossbar switch device mentioned above, if between different data width is connected with a crossbar switch, and it is communicating between ports where data width is narrow, the transfer between the ports where data width is wide cannot be performed.

[0008] Moreover, about a high part possibility of a concurrent access demand of the parts of memory etc. can solve the above-mentioned problem by preparing another wide transfer path of data width, in that case, a utilization efficiency will become low and will cause an increase in the amount of hardware.

[0009] Furthermore, although the above-mentioned technical problem is also solvable in terms of keeping wait where a plurality of data width port is narrow on a plurality of the same board instead of being the port where data width is wide, plurality of the address lines and the controllers which connect a relevant board and a crossbar switch will also be needed, and will cause large increase in the amount of hardware.

[0010] Then, it is the purpose of this invention to solve the above-identified problem, and provide the data width variable type crossbar switch device, which can communicate without regarding the data width of the opponents port in communication with narrow data port, in the wide data width port connected to the crossbar switch, the connection method, and the record medium which record the control program.

[0011]

[Means for solving the problem] The data width variable type crossbar switch device by this invention has a plurality of ports of the same data width where each plurality of boards is connected. It is the data width variable type crossbar switch device, which connects between said plurality of boards through said plurality of ports. In case the data width of the boards that communicate differs, it constitutes so that the communication link with other boards may be performed through the port, which has empty ports where a board with wide data width is connected.

[0012] Other data width variable type crossbar switch device by this invention has a plurality of ports of the same data width where each plurality of boards is connected. It is the data width variable type crossbar switch device, which connects between said plurality of boards through said plurality of ports. It has a detection means to detect the port which has empty ports where a board with wide data width is connected in case the data width of the boards which communicate differs, and a means to perform the communication with other boards through the port detected with said detection means.

[0013] The connection method of the data width variable type crossbar switch device by this invention has a plurality of ports of the same data width where each plurality of boards is connected. It is the connection method of the data width variable type crossbar switch device, which connects between said plurality boards through said plurality ports. In case the data width of the boards that communicate differs, it is made to perform the communication with other boards through the port, which has empty ports where a board with wide data width is connected.

[0014] The connection method of other width variable type crossbar switch device by this invention has a plurality of ports of the same data width where each plurality of boards is connected. It is the connection method of the data width variable type crossbar switch device that connects between said plurality of boards through said plurality of

ports. It has the step that detects the port that has empty ports where a board with wide data width is connected in case the data width of the boards that communicate differs, and the step that performs the communication with other boards through the detected port.

[0015] The record medium which recorded the connection control program by this invention has a plurality of ports of the same data width where each plurality of boards are connected. It is the record medium which recorded the connection control program for making the processor which connects between said plurality of boards through said plurality of ports perform to a processor. Said connection control program is making the communication with other boards perform to it through the port which has empty ports where a board with wide data width is connected, in case the data width of the boards which communication differs in said processor.

[0016] The record medium which recorded other connection control programs by this invention has a plurality of ports of the same data width where each plurality of boards are connected. It is the record medium which recorded the connection control program for making the processing which connects between said plurality of boards through said plurality of ports perform to a processor. In case the data width of the boards which communicate differs in said processor, said connection control program makes it detect the port which has empty ports where a board with wide data width is connected, and is making the communication with other boards perform to it through the detected port.

[0017] That is, the data width variable type crossbar switch device of this invention can be made to communicate with other boards in the empty port for which the side held by the board in which the data width has a wide port, in case the data width of the same board which communication differs.

[0018] Namely, the switch in a board is formed and data are distributed for every communications partner. Moreover, in addition to the switch in a board, two buffer groups in which data width has the same data width as the maximum data width of a wide port are prepared in data division, and the data which were able to be distributed with the switch in a board are saved. The switch control section in a board is instructed on each switch (SW) in which the path of an I/O data was prepared by the switch in a board based on the signal from the address control section in a board.

[0019] As mentioned above, data width becomes possible to carry out division use of the port to the crossbar switch in a board with a wide port by having the setup system which stores two data, and the controlling mechanism which distributes data.

[0020]

[Embodiment of the Invention] Next, one example of this invention is explained with reference to a figure. Fig. 1 is the block diagram showing the configuration of the crossbar switch device by one example of this invention. In the figure, crossbar switch device 1 is equipped with a crossbar switch 5 and the crossbar switch side I/O section 6-1 to 6-4, and data division 7-1 to 7-4 and the address control section 8-1 to 8-4 are arranged

corresponding to the processor board 2-1 with wide data width (#1, #2), 2-2 and the memory board (#1, #2) 3-1, and 3-2 each.

[0021] The crossbar switch 5 had 12 128-bit ports, connected to the 128-bit port the I/O (I/O) board (#1-#4) 4-1 to 4-4 whose data width is 128-bit width as it was, and is connected to two 128-bit ports the processor board 2-1 whose data width is 256-bit width, 2-2 and the memory board 3-1, and 3-2.

[0022] That is, crossbar switch device 1 is connected through the crossbar switch side I/O section 6-1 to 6-4 by which the processor board 2-1, 2-2 and the memory board 3-1, and 3-2 were connected to two ports of a crossbar switch 5.

[0023] By the crossbar switch side I/O section 6-1 to 6-4, above-mentioned data division 7-1 to 7-4, and the above-mentioned address control section 8-1 to 8-4 in case the data width of the boards which communicate differs (for example, the processor board 2-1, 2-2 and the memory board 3-1, and 3-2 have data width larger than the I/O board (#1-#4) 4-1 to 4-4) It can be made to perform the communication with other boards in the empty port as for which the side held by the board in which the data width has a wide port.

[0024] That is, the switch in a board (not shown) is formed in data division 7-1 to 7-4, and data are distributed for every communication partner. Moreover, in addition to the switch in a board, two buffer groups (not shown) of 256-bit width are prepared in data division 7-1 to 7-4, and the data which were able to be distributed with the switch in a board are saved by two buffer groups in each.

[0025] The switch control section in a board (not shown) prepared in the address control section 8-1 to 8-4 is directed on each switch (SW) in which the path of a I/O data was prepared by the switch in a board based on the signal from the address control section in a board (not shown).

[0026] As mentioned above, data width becomes possible to carry out division use of the port to the crossbar switch 5 in a board with a wide port by having the setup system which stores two data, and the controlling mechanism which distributes data.

[0027] In addition, in the one example of this invention, crossbar switch device 1 was used as the address/data discrete type, with the signal decided beforehand, using the address line, reservation of a communication path, transfer initiation, transfer termination, etc. were performed, and the structure which can output and input suitable data is realized.

[0028] Figure 2 is the block diagram showing the configuration of the crossbar switch side I/O section 6-1 of fig. 1. In the figure, the crossbar switch side I/O section 6-1 is equipped with the crossbar switch side address control section 61-1.

[0029] It connects with two ports of a crossbar switch 5 with the address line (A) and the 128-bit data line (D), and the crossbar switch side I/O section 6-1 is connected to the

processor board 2-1 with the address line (A), a identification bit (bit) (Sa, Sb), and the two 128-bit data lines (a, b).

[0030] The crossbar switch side address control section 61-1 inputs the address from two ports, and outputs the address and a identification bit to the processor board 2-1. In addition, although not illustrated, other crossbar switch side I/O sections 6-2 to 6-4 have the same composition as the above-mentioned crossbar switch side I/O section 6-1.

[0031] Fig. 3 is the block diagram showing the configuration of the data division 7-1 of Fig. 1. In the figure, data division 7-1 consist of the switch 71-1 in a board, a buffer 72-1 and 73-1, a switch (SW#1-SW#3) 74-1, 75-1 and 76-1, a buffer A 77-1, and a buffer group B 78-1. In addition, other data divisions 7-2 to 7-4 have the same composition as the above-mentioned data division 7-1.

[0032] Fig. 4 is the block diagram showing the configuration of the address control section 8-1 of Fig. 1. In the figure, the address control section 8-1 is equipped with the address control section 81-1 in a board, and the switch control section 82-1 in a board. In addition, other address control section 8-2 to 8-4 have the same composition as the above-mentioned address control section 8-1.

[0033] Fig. 5 is the block diagram showing the configuration of the switch 71-1 in a board of Fig. 3. In the figure, the switch 71-1 in a board is equipped with switch (SW#11-SW#20) 71a-1 to 71j-1.

[0034] Fig. 6 is a drawing showing the example of a configuration of a switch. Fig. 6(a) shows the configuration of switch (SW#11-SW#16) 71a-1 to 71f-1 shown in the switch (SW#2, SW#3) 75-1 shown in Fig. 3, 76-1, and Fig. 5. Fig. 6(b) shows the configuration of switch (SW#17-SW#20) 71g-1 to 71j-1 shown in the switch (SW#1) 74-1 shown in Fig. 3 and Fig. 5.

[0035] Fig. 7 is the block diagram showing the configuration of the crossbar switch side address control section 61-1 shown in Fig. 2. The crossbar switch side address control section 61-1 consists of controller 61a-1, Memory (A) 61b-1, and Memory (B) 61c-1.

[0036] Fig. 8(a) is a drawing showing the contents of memory of Memory (A) 61b-1 of Fig. 7, and Fig. 8(b) is a drawing showing the contents of memory of Memory (B) 61c-1 of Fig. 7. In these drawings, the board name (processor #1, processor #2, memory #1, memory #2, I/O#1, I/O#2, I/O#3, I/O#4) and the port name (a,b) are matched and memorized to Memory (A) 61b-1.

[0037] Moreover, to Memory (B) 61c-1, the communication partner point board name of b port and the communication partner point port name of b port were matched, and the communication partner point board name a port and the communication partner point port name of a port are memorized again.

[0038] Fig. 9 is a block diagram showing the configuration of the address control section 81-1 in a board of fig. 4. In the figure, the address control section 81-1 in a board consists of controller 81a-1, Memory (C) 81b-1, Memory (D) 81c-1, and counter 81d-1 to 81g-1.

[0039] Fig. 10(a) is a figure showing the contents of the memory of Memory (C) 81b-1 of Fig. 9, and Fig. 10(b) is a figure showing the contents of the memory of Memory (D) 81c-1 of Fig. 9. In these drawings, the value of the current discernment bit Sa and the value of the current discernment bit Sb, and the value of the discernment bit Sa in front of 1 clock and the value of the discernment bit Sb in front of clock are memorized by Memory (C) 81b-1.

[0040] Moreover, the address information for buffer A group 77-1 and the order information of data forwarding, and the address information and the order information of data forwarding for buffer B group 78-1 and memorized by Memory (D) 81c-1.

[0041] Here, address information AA1, AA2, AA3, and AA4 and ... show the contents of an address line signal sent in relation to the data included in the buffer A group 77-1, and the order information NAA1, NAA2, NAA3, and NAA4 of data forwarding and ... show that the corresponding address line signal content and the simultaneously sent from which data were sent from which data block head.

[0042] Address information AB1, AB2, AB3, and AB4 and ... show the contents of an address line signal sent in relating to the data included in the buffer B group 78-1, and the order information NAB1, NAB2, NAB3, and NAB4 of data forwarding, and ... show that the corresponding address line signal content and the simultaneously sent data were sent from which data block head.

[0043] Fig. 11 is a figure showing the switch (SW#1-SW#3) 74-1 to 76-1 of Fig. 3 by the switch control section 82-1 in a board of Fig. 4, and control of Fig. 5 of switch (SW#11-SW#20) 71a-1 to 71j-1.

[0044] When connecting with Port c from the port a of the switch 71-1 in a board shown in Fig. 3 and Fig. 5 (a → c), and when connecting with port d from port b (b → d), the switch control section 82-1 in a board it controls so that switch (SW#11) 71a-1, switch (SW#13) 71c-1, switch (SW#16) 71f-1, and switch (SW#17) 71g-1 are connected to the “1” side.

[0045] At this time, a switch (SW#1-SW#3) 74-1 to 76-1, switch (SW#14) 71d-1, switch (SW#15) 71e-1, switch (SW#19) 71i-1, and switch (SW#20) 71j-1 may be connected to any by the side of “1” a side and “0”. In Fig. 11, “-” shows this condition.

[0046] When connecting with port e from the port a of the switch 71-1 in a board (a → e), and when connecting with port f from port b (b → f), the switch control section 82-1 in a board it controls so that a switch (SW#2) 75-1, a switch (SW#3) 76-1, switch (SW#11) 71a-1, and switch (SW#20) 71j-1 are connected to the “0” side, and switch (SW#12) 71b-

1, switch (SW#13) 71c-1, switch (SW#16) 71f-1, and switch (SW#19) 71i-1 are connected to the “1” side.

[0047] At this time, a switch (SW#1) 74-1, switch (SW#14) 71d-1, switch (SW#15) 71e-1, switch (SW#17) 71g-1, and switch (SW#18) 71h-1 may be connected to any by the side of “1” and “0” side.

[0048] When connecting with ports c and d from the port a of the switch 71-1 in a board ( $a \rightarrow c, d$ ), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the “0” sides. The switch control section 82-1 in a board by synchronizing with the clock of a crossbar switch 5, controls Switch (SW#11) 71a-1 moreover, to the “1” side and “0” side, switch (SW#13) 71c-1 to (“1” or “0”) and “0” side, switch (SW#14) 71d-1 to “0” sides and (“1” or “0”) and “1” side, switch (SW#17) 71g-1 (“1” or “0”) and “1” side, switch (SW#18) 71h-1 “1” and (“1” or “0”) so that each one is repeatedly, and alternately connected.

[0049] At this time, a switch (SW#1) 74-1, switch (SW#12) 71b-1, switch (SW#15) 71e-1, switch (SW#16) 71f-1, switch (SW#19) 71i-1, and switch (SW#20) 71j-1 may be connected to any by the side of “1” and “0” side.

[0050] When connecting with ports e and f from the port a of the switch 71-1 in a board ( $a \rightarrow e, f$ ), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the “0” sides. The switch control section 82-1 in a board by synchronizing with the clock of a crossbar switch 5, controls switch (SW#11) 71a-1 moreover, to the “1” side and “0” side, switch (SW#13) 71c-1 (“1” or “0”) and “0” side, switch (SW#14) 71d-1 to “1” sides and (“1” or “0”) and “1” side, switch (SW#19) 71i-1 (“1” or “0”) and “1” side, switch (SW#20) 71j-1 “1” and (“1” or “0”) so that each one is repeatedly, and alternately connected.

[0051] At this time, a switch (SW#1) 74-1, switch (SW#12) 71b-1, and switch (SW#15-SW#18) 71e-1 to 71h-1 may be connected to any by the side of “1” and “0” side.

[0052] When connecting with ports c and d from the port b of switch 71-1 in a board ( $b \rightarrow c, d$ ), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the “0” sides. The switch control section 82-1 in a board by synchronizing with the clock of a crossbar switch 5, controls switch (SW#12) 71b-1 moreover, to the “1” side and “0” side, switch (SW#15, SW#17) 71e-1 and 71g-1 to (“1” or “0”) and “0” side, switch (SW#16, SW#18) 71f-1 and 71h-1 “0” and (“1” or “0”) so that each one is repeatedly and alternately connected.

[0053] At this time, a switch (SW#1) 74-1, switch (SW#11) 71a-1, switch (SW#13) 71c-1, switch (SW#14) 71d-1, switch (SW#19) 71i-1, and switch (SW#20) 71j-1 may be connected to any by the side of “1” and “0” side.

[0054] When connecting with ports e and f from the port b of the switch 71-1 in a board ( $b \rightarrow e, f$ ), the switch control section 82-1 in a board is controlled so that a switch (SW#2)

75-1 and a switch (SW#3) 76-1 are connected to the “0” sides. The switch control section 82-1 in a board by synchronizing with the clock of a crossbar switch 5, switch (SW#12) 71b-1 moreover, to the “1” side and “0” side, switch (SW#15) 71e-1 to (“1” or “0”) and “1” side, switch (SW#16) 71f-1 to (“1” or “0”) and “0” side, switch (SW#19) 71i-1 (“1” or “0”) and “0” side, switch (SW#20) 71j-1 “0” side and (“1” or “0”) so that each one is repeatedly and alternately connected.

[0055] At this time, a switch (SW#1) 74-1, switch (SW#11) 71a-1, switch (SW#13) 71c-1, switch (SW#14) 71d-1, switch (SW#17) 71g-1, and switch (SW#18) 71h-1 may be connected to any by the side of “1” and “0” side.

[0056] When connecting with port a from the ports c and d of the switch 71-1 in a board (c, d→a), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the “1” side. The switch control section 82-1 in a board by synchronizing with the clock of a crossbar switch 5, controls switch (SW#11) 71a-1 moreover, to the “0” side and “1” side, switch (SW#13) 71c-1 to (“1” or “0”) and “0” side, switch (SW#14) 71d-1 to (“1” or “0”) and “0” side, switch (SW#17) 71g-1 “1” side and (“1” or “0”), switch (SW#18) 71h-1 “1” and (“1” or “0”) so that each one is repeatedly and alternately connected.

[0057] At this time, a switch (SW#1) 74-1, switch (SW#12) 71b-1, switch (SW#15) 71e-1, switch (SW#16) 71f-1, switch (SW#19) 71i-1, and switch (SW#20) 71j-1 may be connected to any by the side of “1” and “0” side.

[0058] When connecting with port b from the ports c and d of the switch 71-1 in a board (c, d→b), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the “1” side. The switch control section 82-1 in a board by synchronizing with the clock of a crossbar switch 5, controls switch (SW#12) 71b-1 moreover, to the “0” side and “1” side, switch (SW#15) 71e-1 to (“1” or “0”) and “0” side, switch (SW#16) 71f-1 to (“1” or “0”) and “0” side, switch (SW#19) 71i-1 “0” side and (“1” or “0”), switch (SW#20) 71j-1 (“1” or “0”) and “1” so that each one is repeatedly and alternately connected.

[0059] At this time, a switch (SW#1) 74-1, switch (SW#11) 71a-1, switch (SW#13) 71c-1, switch (SW#14) 71d-1, switch (SW#17) 71g-1, and switch (SW#18) 71h-1 may be connected to any by the side of “1” and “0” side.

[0060] When connecting with the output side of the switch 71-1 in a board, the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the “0” sides.

[0061] At this time, a switch (SW#1) 74-1 and switch (SW#11-SW#20) 71a-1 to 71j-1 may be connected to any by the side of “1” and “0” side.

[0062] When connecting with the input side of the switch 71-1 in a board, the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the “1” side.

[0063] At this time, a switch (SW#1) 74-1 and switch (SW#11-SW#20) 71a-1 to 71j-1 may be connected to any by the side of “1” and “0” side.

[0064] When the switch 71-1 in a board is connected to the output of the buffer A group 77-1, the switch control section 82-1 in a board is controlled so that a switch (SW#1) 74-1 is connected to the “1” side.

[0065] At this time, a switch (SW#2, SW#3) 75-1, 76-1, and switch (SW#11-SW#20) 71a-1 to 71j-1 may be connected to any by the side of “1” and “0” side.

[0066] When the switch 71-1 in a board is connected to the output of the buffer B group 78-1, the switch control section 82-1 in a board is controlled so that a switch (SW#1) 74-1 is connected to the “0” sides.

[0067] At this time, a switch (SW#2, SW#3) 75-1, 76-1, and switch (SW#11-SW#20) 71a-1 to 71j-1 may be connected to any by the side of “1” and “0” side.

[0068] With reference to the fig. 1 to fig. 11, the crossbar switch device 1 by one example of this invention is explained. It connects with each port of a crossbar switch 5, and the I/O board (#1-#4) 4-1 to 4-4 is using only a part for one port of a crossbar switch 5.

[0069] On the other hand, it connects with each port of a crossbar switch 5 through the crossbar switch side I/O section 6-1 to 6-4 shown in fig. 2, and the processor board 2-1, 2-2 and the memory board 3-1, and 3-2 are using a part for two ports of a crossbar switch 5.

[0070] The crossbar switch side I/O section 6-1 to 6-4 is connected to the data division 7-1 to 7-4 and the address control section 8-1 to 8-4 in each board shown in fig. 3 and fig. 4. The crossbar switch side I/O section 6-1 to 6-4, after confirming empty board (by a discernment bit) to the transfer request via the conventional crossbar switch, answer the (yes or no), and also request the transfer to the crossbar switch side address control section 61-1 to which the suitable board was connected in a response to the transfer request from the connected board.

[0071] The data division 7-1 to 7-4 in each board shown in fig. 3 consist of the switch 74-1 for data distribution, 75-1, 76-1, two buffer A groups 77-1, and a buffer B group 78-1. The address control section 8-1 to 8-4 in each board shown in fig. 4 consists of an address control section 81-1 in a board, and a switch control section 82-1 in a board.

[0072] From the plurality of interconnection of switch 71a-1 to 71j-1 shows the switch 71-1 in a board of data division 7-1 to 7-4 in fig. 5, the directions from the switch control

section 82-1 in a board being based on each switch 71a-1 to 71j-1 is changed. Without gathering the input data to each board for every port, and the conventional board being conscious of data width, the buffer A group 77-1 and the buffer B group 78-1 hold data by 256-bit width so that data can be received.

[0073] The address control section 81-1 in a board of the address control section 8-1 to 8-4, as shown in fig. 9, the address line of the crossbar switch 5, and the discernment bit line (Sa, Sb), and the a, b port discernment line, and the prior signal line to the controller 22-1 device shown in fig. 40, the signal line for data incorporation timing to the buffer A group 77-1 and the buffer B group 78-1 connects with the 128-bit buffer 72-1 of the preceding paragraph, and the signal line for data incorporation timing of 73-1 at the signal line for data incorporation timing to the input buffer 23-1 conventional device.

[0074] The address control section 81-1 in a board updates a discernment bit response to the transfer request from the prior controller 22-1 device, and performs a transfer request to a crossbar switch 5 side. Moreover, the address control section 81-1 in a board recognizes the width and the port of a data which are transmitted from the information on a discernment bit in response to the transfer request from a crossbar switch 5 side, incorporates data to the buffer A group 77-1 and the buffer B group 78-1, and transmits the data to the timing of the opening of the data I/O section device.

[0075] The switch control section 82-1 in a board will direct by changing to a required switch with reference to the contents shown in fig. 11, if the directions from the address control section 81-1 in a board are received.

[0076] If fig. 7 is referred to, the configuration of the address control section 61-1 in the crossbar switch side I/O section 6-1 shown in fig. 2 is shown, and the address control section 61-1 consists of controller 61a-1, Memory (A) 61b-1, Memory (B) 61c-1.

[0077] Memory (A) 61b-1 becomes a means for getting to know whether the whole configuration environment of the crossbar switch device 1 is memorized, and [referring to fig. 8(a)] and the corresponding communications partner have the possibility of a 256 bit width transfer. In case Memory (B) 61c-1 memorizes a partner's board name and port name under current communication and it transmits the signal [refer to fig. 8(b)] and the address line it is referred to.

[0078] If fig. 9 is referred to, the detailed configuration of the address control section 81-1 in a board shown in fig. 4 is shown, and the address control section 81-1 in a board consists of controller 81a-1, Memory (C) 81b-1, Memory (D) 81c-1, and the counter 81d-1 to 81g-1.

[0079] Memory (C) 81b-1 becomes a means for controller 81a-1 to get to know that from which the value in front of 1 clock of the discernment bits Sa and Sb was held, and the value changed with [refer to fig. 10(a)] an applicable clock.

[0080] Memory (D) 81c-1 the contents AA1, AA2, AA3, and AA4 of an address signal sent with the data of the buffer A group 77-1 of data division 7-1, and the buffer B group 78-1, ....AB1, AB2, AB3 and AB4, and simultaneously sending data, specifying record NAA1, NAA2, NAA3, NAA4,... NAB1, NAB2, NAB3, NAB4... held together [reference fig.10(b)].

[0081] Counter 81d-1 to 81g-1 shows the offer of the data of the position?? of a block in the prior data input section device with whether it enters to the buffer A group 77-1 and the buffer B group 78-1.

[0082] When sending the clock for data incorporation to the buffer A group 77-1 and the buffer B group 78-1, this count-up instructions are outputted to applicable counter 81d-1 simultaneously. When sending data incorporation instruction to the buffer of the data input section of conventional device, output count-down instructions to counter 81d-1 and 81f-1, and count-up instructions are outputted to simultaneously counter 81e-1 and 81g-1. It realizes by sending zero reset instructions to counter 81e-1 and 81g-1 with data incorporation instructions of the last of the block data to the buffer of the data input section of conventional device.

[0083] Fig. 12 to fig.15 are flow charts which show the actuation of the crossbar switch side address control section 61-1 shown in fig.2 and fig. 7, and fig.16 to fig. 23 are flow charts which show the actuation of the address control section 81-1 in a board shown in fig. 4 and fig. 9.

[0084] With reference to the fig. 1 to fig. 23, actuation of the crossbar switch device by one example of this invention is explained. In addition, performing the program of the control memory, which each control section does not illustrate, can also be realized, and actuation of the above-mentioned flow chart has usable ROM (read-only memory) etc, as a control memory.

[0085] Fig. 12 to fig.15 show actuation in case the processor board 2-1 by which direct continuation was carried out to the crossbar switch side address control section 61-1 performs a transfer request. In this case, the crossbar switch side address control section 61-1 will check the empty situation of the port of a self-circuit with reference to a discernment bit, if the processor board 2-1 connected is a 256-bit board when a transfer request is received through the address line from the address control section 81-1 in a board of the address control section 8-1 of the processor board 2-1 (fig. 12 step S1) (fig. 12 step S2) (fig. 12 step S3).

[0086] If 256 bit of port of crossbar switch 5 are securable (fig. 12 step S4) if two ports of the crossbar switch 5 to which the crossbar switch side I/O section 6-1 is connected are securable, the crossbar switch side address control section 61-1 will check the maximum data with of a communications partner with reference to Memory (A) 61b-1 (fig. 12 step S5).

[0087] The crossbar switch side address control section 61-1 will send a transfer request to the two address lines corresponding to the ports a and b of a communications partner, if the maximum data width of the communications partner is 256-bit width (fig. 12 step S6) (fig. 12 step S7), and if it is 128 bits, it will send a transfer request to one address line corresponding to the port of a communications partner (fig. 12 step S9).

[0088] The crossbar switch side address control section 61-1 will relay the signal to the address control section 81-1 in a board of the processor board 2-1, if transfer OK comes from both two address lines (fig. 12 step S8). The crossbar switch side address control section 61-1 relays a signal in the same path till transfer termination. (fig. 12 step S9).

[0089] On the other hand, the crossbar switch side address control section 61-1 changes the discernment bit corresponding to one of the ports into "0" by the approach decided beforehand (fig. 14 step S19), when there is transfer OK only from the one address line (fig. 14 step S18).

[0090] A discernment bit secures the near path of "1" and the crossbar switch side address control section 61-1 relays a transfer OK signal to the address control section 81-1 in a board of the processor board 2-1 (fig. 14 step S20).

[0091] In this case, the crossbar switch side address control section 61-1 records the path and partner's information which were secured to Memory (B) 61c-1 (fig. 14 step S20). Henceforth, it refers to, and checks the path and partner's information about the signal from the address control section 81-1 in a board, if it is a signal from the same communication partner, the junction of the signal will be continued till transfer termination (fig. 14 step S21). In addition, if the crossbar switch side address control section 61-1 becomes transfer termination, it will simultaneously eliminate the path information on Memory (B) 61c-1 (fig. 14 step S22).

[0092] The crossbar switch side address control section 61-1 relays the signal to the address control section 81-1 in a board of the processor board 2-1 (fig. 14 step S24), when a transfer failure comes on the contrary from both address lines (fig. 14 step S23).

[0093] On the other hand, if the port of the processor board 2-1 can secure only 128-bit width (fig. 12 step S10), the crossbar switch side address control section 61-1 is chosen by the approach which was able to determine the one address line of a partner beforehand, and sends a transfer request (fig. 12 step S11).

[0094] If transfer OK comes on the contrary to the transfer request (fig. 14 step S18), the crossbar switch side address control section 61-1 will secure a path like the above (fig. 14 step S20), and will relay transfer OK to the address control section 81-1 in a board of the processor board 2-1 (fig. 14 step S21).

[0095] Also in this case, the crossbar switch side address control section 61-1 records the path and partners information which were secured to Memory (B) 61c-1 (fig. 14 step S20). Henceforth, , it refers to, and checks the path and partner's information about the signal from the address control section 81-1 in a board, and if it is a signal from the same

communications partner, the junction of the signal will be continued till transfer termination (fig. 14 step S21). In addition, if the crossbar switch side address control section 61-1 becomes transfer termination, it will simultaneously eliminate the path information on Memory (B) 61c-1 (fig. 14 step S22).

[0096] The crossbar switch side address control section 61-1 relays the signal to the same address control section 81-1 in a board (fig. 14 step 23), also when a transfer failure comes on the contrary (fig. 14 step S24).

[0097] When the port of the processor board 2-1 is not 256-bits (fig. 12 step S2), the crossbar switch side address control section 61-1 relays the signal of a transfer request to the address line according to the data width of a communication partner with reference to Memory (A) 61b-1 (fig. 13 step S13).

[0098] The crossbar switch side address control section 61-1 will relay transfer OK to the address control section 81-1 in a board of the processor board 2-1 like the above, if transfer OK comes on the contrary to the transfer request (fig. 13 step S14). Henceforth, the crossbar switch side address control section 61-1 continues the junction of the signal till transfer termination (fig. 13 step S15).

[0099] The crossbar switch side address control section 61-1 relays the signal to the same address control section 81-1 in a board, also when a transfer failure comes on the contrary (fig. 13 step S16) (fig. 13 step S17).

[0100] Fig. 15 shows actuation when the crossbar switch side address control section 61-1 receives a transfer request from a crossbar switch 5 side. In this case, the crossbar switch side address control section 61-1 will check the empty situation of the port of a self-circuit with reference to a discernment bit, if a transfer request is received from a crossbar switch 5 side (fig. 15 step S31) (fig. 15 step S32).

[0101] If the processor board 2-1 to which the crossbar switch side address control section 61-1 is connected is a 256-bit board (fig. 15 step S33), a transfer request will judge whether it came from the two address lines (fig. 15 step S34).

[0102] It investigates whether the crossbar switch side address control section 61-1 can secure the port of a transfer request, if the transfer request is coming from the two address lines (fig. 15 step S35). If reservation of the port of a transfer request is possible, the crossbar switch side address control section 61-1, secures them by changing the discernment bits Sa and Sb into “1” (fig. 15 step S36), and transfer OK will be returned through the address line corresponding to the secured discernment bit (fig. 15 step S37).

[0103] The crossbar switch side address control section 61-1 transmits a transfer request to the address control section 81-1 in a board (fig. 15 step S38), a transfer path and partner information are memorized to Memory (B) 61c-1, and henceforth, with reference to the contents of Memory (B) 61c-1, if the signal from the applicable address line signal

from an applicable port, it will relay this to the address control section 81-1 in a board (fig. 15 step S39).

[0104] At this time, the address control section 81-1 in a board is an address signal from the data transfer point of a port, when 1-bit a and b port discernment line are “0”, and it identifies that it is an address signal from the data transfer point of b port at the time of “1”.

[0105] The crossbar switch side address control section 61-1 clears the contents of Memory (B) 61c-1 after transfer termination, and the discernment bit changed into “1” is returned (fig. 15 step S40).

[0106] If the processor board 2-1 connected is empty (fig. 15 step S33) and a corresponding port on the 128-bit board (fig. 15 step S41), the crossbar switch side address control section 61-1 will relay a transfer request as it is, and will relay and return the answerback to the empty situation of conventional device (fig. 15 step S42). Henceforth, the crossbar switch side address control section 61-1 performs the same actuation as the above (fig. 15 steps S38-S40).

[0107] If the corresponding port is not empty (fig. 15 step S14), if the port is not empty while the transfer request is not coming from the two address lines (fig. 15 steps S34 and S43), or if the crossbar switch side address control section 61-1 cannot secure the port of a transfer request (fig. 15 step S44), it returns a transfer failure in a path with a transfer request (fig. 15 step S47).

[0108] One crossbar switch side address control section 61-1 will change the discernment bit corresponding to an empty port into “1”, if the port of a transfer request can be secured when a transfer request does not come from the two address lines (fig. 15 step S43), or if the port of a transfer request can secure while the transfer request is coming from the two address lines (fig. 15 step S44) (fig. 15 step S45).

[0109] The crossbar switch side address control section 61-1 returns transfer OK using the address line corresponding to the secured port (fig. 15 step S46), and performs the same actuation as the above henceforth (fig. 15 step S38-S40).

[0110] Actuation of the address control section 81-1 (not mounted in the 128-bit board) in a board of the address controller section 8-1 of the processor board 2-1 is shown in fig. 16- fig. 23. In this case, if a transfer request is received from the controller 22-1 (refer to fig. 40) of device by which direct continuation was carried out (fig. 16 step S51), the address control section 81-1 in a board will check that the ports c and d of the switch 71-1 in a board of the data division 7-1 of the processor board 2-1 are not used, and will relay a transfer request as it is (fig. 16 step S52). When used, a transfer failure is returned to a controller 22-1.

[0111] Then, the address control section 81-1 in a board receives the notice of transfer OK from the destination, and checks a discernment bit (fig. 17 steps S61 and S62) and a

256-bit band can be secured, namely it is  $Sa=1$  and  $Sb=1$  (fig. 17 step S63), direct a path to switch control section 82-1 in a board so that data can be directly sent out to this (fig. 17 step S64), namely the securing of the path  $c \rightarrow a$ , and  $d \rightarrow b$ , and modification of the sending side path of (SW#2, #3) 75-1.

[0112] Then, the address control section 81-1 in a board transmits the clock of a crossbar switch 5 to the output buffer 24-1 (refer to fig. 40) of conventional device, and enables sending out every clock and new data on a crossbar switch 5 (fig. 17 step S65).

[0113] The address control section 81-1 in a board relays the address-line signal from a controller 22-1 as it is till the completion of a transfer (fig. 17 step S66), and returns the discernment bits  $Sa$  and  $Sb$  to “0” taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (fig. 17 step S67).

[0114] The address control section 81-1 in a board will direct to operate in the mode which changes a path to the switch control section 82-1 in a board for every clock so that data can be sent in an order from  $c$  and  $d$ , if only 128 bit of bands are securable (fig. 17 step S68) (if discernment bits are  $Sa=1$  and  $Sb=0$ ), or if discernment bits are  $Sa=0$  and  $Sb=1$  (fig. 18 step S74).

[0115] When discernment bits are  $Sa=1$  and  $Sb=0$ , the address control section 81-1 in a board directs reservation of a  $c \rightarrow a$  path, and modification to a switch (SW#2, #3) 75-1 and the sending area of 76-1 to the switch control section 82-1 in a board (fig. 17 step S69).

[0116] Henceforth, it is directed to the switch control section 82-1 in a board that the address control section 81-1 in a board changes the path of  $c \rightarrow a$ , and the path of  $d \rightarrow a$  for every clock of a crossbar switch 5 (fig. 17 step S70). The address control section 81-1 in a board transmits the clock of a crossbar switch 5 to the output buffer 24-1 of conventional device once at 2 times, and enables sending out of data new once on a crossbar switch 5 at two clocks (fig. 17 step S71).

[0117] The address control section 81-1 in a board relays the address-line signal from a controller 22-1 as it is till the completion of a transfer (fig. 17 step S72), and returns the discernment bit  $Sa$  to “0” taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (fig. 17 step S73).

[0118] When discernment bits are  $Sa=0$  and  $Sb=1$ , the address control section 81-1 in a board directs reservation of  $c \rightarrow b$  path, and modification to a switch (SW#2, #3) 75-1 and the sending area of 76-1 to the switch control section 82-1 in a board (fig. 18 step S75).

[0119] Henceforth, it is directed to the switch control section 82-1 in a board that the address control section 81-1 in a board changes the path of  $c \rightarrow b$ , and the path of  $d \rightarrow b$  for every clock of a crossbar switch 5 (fig. 18 step S76). The address control section 81-1 in a board transmits the clock of a crossbar switch 5 to the output buffer 24-1 of

conventional device 2 times, and enables sending out new data once on a crossbar switch 5 at two clocks (fig. 18 step S77).

[0120] The switch control section 82-1 in a board relays the address-line signal from controller 22-1 as it is till the completion of a transfer (fig. 18 step S78), and returns the discernment bit Sb to “0” taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (fig. 18 step S79).

[0121] If the address control section 81-1 in a board cannot secure the above-mentioned band, it relays a transfer failure to controller 22-1 device, and leaves resending etc, to conventional device (fig. 18 step S80).

[0122] Fig. 19 – fig. 23 show actuation when the address control section 81-1 in a board receives a transfer request from the controller 22-1 device via a crossbar switch 5. In this case, the address control section 81-1 in a board investigates the discernment bit which changed to “1” compared with 1 clock front with reference to Memory (C) 81b-1 (fig. 19 steps S91 and S92), and recognizes the port to which data are sent.

[0123] The address control section 81-1 in a board chooses the usable buffer A group 77-1 or the buffer B group 78-1 which becomes clear from this information and the check of a path in use, and instructs a suitable path to the switch control section 82-1 in a board.

[0124] At this time, when 128 bits of data are sent at a time, it is sending a clock to the buffer 72-1, 73-1 and the buffer A group 77-1, or the buffer B group 78-1 of the proceeding paragraph by turns, and step is kept with 256-bit data and it memorizes in the buffer A group 77-1 or the buffer B group 78-1.

[0125] In parallel to this, on the other hand, in order that the address control section 81-1 in a board may make the controller 22-1 by which direct continuation is carried out receive data, a transfer request is sent out. A transfer request is repeated when a controller 22-1 cannot receive data for data from another buffer group because of the transfer middle class.

[0126] When transfer OK comes to the contrary, the address control section 81-1 in a board makes a switch (SW#1) 74-1 changed to an applicable buffer side, starts the clock sending simultaneously to the input buffer 23-1 (refer to fig. 40) conventional device, and makes the data in a buffer incorporate. However, this clock is sent only when 256-bit data exist in an applicable buffer, referring to counter 81d-1 to 81g-1.

[0127] The actuation which sends a control signal is shown in a buffer below from the address control section 81-1 in a board when storing data in the buffer of data division 7-1. when data are transmitted by the transfer partner and 256-bit width, the address control section 81-1 in a board sends a data incorporation signal to the 128-bit buffer of an applicable buffer group and the proceeding paragraph synchronizing with the clock by the side of a crossbar switch 5. Simultaneously, the instruction where counter 81d-1 of

the address control section 81-1 in a board or counter 81e-1 correspond either is counted up.

[0128] Similarly, when having received data by 128 bits, the address control section 81-1 in a board is incorporated to the preceding paragraph buffer which corresponds to the timing of 128 bits of low order received fist. Instruction delivery, while sending a signal to an applicable buffer group to the following clock timing by the side of a crossbar switch 5 and depressing old data in accordance with 128 bits of high orders which are directly visible through the switch 71-1 in a board, and the data for 128 bits of low order which a preceding paragraph buffer has, it incorporates as new data. The instruction where counter 81d-1 of the address control section 81-1 in a board or counter 81e-1 correspond to simultaneously is counted up.

[0129] Conventionally by which direct continuation was carried out from the buffer of data division 7-1, data transfer to the data input section device is performed, after the address control section 81-1 in a board by which direct continuation was carried out receives the signal of the transfer OK from the controller 22-1 to an applicable data block.

[0130] When reference to counter 81d-1 to 81g-1, this data transfer sends the usual clock signal defined beforehand to the clock line of the buffer of the data input section device, when 256-bit data are stored in the buffer group. When there are no 256-bit data in the buffer group, transfer of a clock signal is shelved.

[0131] Namely, when the address control section 81-1 in a board has transmitted data by the transfer partner and 256-bit width. That is, when the discernment bit is changing with Sa=0 → 1 and Sb=0 → 1 (fig. 19 step S93). Reservation of a→c and a b→d path and modification for a switch (SW#2, #3) 75-1 and the sending-area path of 76-1 are directed to the switch control section 82-1 in a board (fig. 19 step S94).

[0132] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer A group 77-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 device is OK (fig. 19 step S95) (fig. 19 step S96). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer A group 77-1 of Memory (D) 81c-1, if the transfer request to the controller 22-1 device is NG (fig. 19 step S95) (fig. 19 step S99).

[0133] The address control section 81-1 in a board relays address information AAn to corresponding data and coincidence at the controller 22-1 device with reference to record NAA<sub>n</sub> (n=1,2,3 and 4....) and the clock signal of Memory (D) 81c-1, and transmits the clock of a crossbar switch 5 of operation to the input buffer 23-1 of each time and conventional device as it is (fig. 19 step S97). The address control section 81-1 in a board returns the discernment bits Sa and Sb to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (fig. 19 step S98).

[0134] Moreover, the address control section 81-1 in a board checks the connection path of port b, when data are transmitted by the transfer partner and 128-bit width (fig. 20 step S100) (when the discernment bit is changing with  $Sa=0 \rightarrow 1$ ) (fig. 20 step S101).

[0135] The address control section 81-1 in a board will direct to change into reservation of  $a \rightarrow e$  and f path to the switch control section 82-1 in a board, if port b is connected to the buffer A group 77-1 (fig. 20 step S102) (fig. 20 step S103).

[0136] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer B group 78-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 device is OK (fig. 20 step S104) (fig. 20 step S105). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer B group 78-1 of Memory (D) 81c-1, if the transfer request to the controller 22-1 device is NG (fig. 20 step S104) (fig. 20 step S109).

[0137] If the address control section 81-1 in a board has data of 256-bit width in the buffer B group 78-1 (fig. 20 step S106) record NABn ( $n=1,2,3$  and  $4\dots$ ) and the clock signal of Memory (D) 81c-1 are referred to. Address information Abn is simultaneously relayed to corresponding data at the controller 22-1 device, and the clock of a crossbar switch 5 of operation is transmitted to the input buffer 23-1 of each time and conventional device as it is (fig. 20 step S107). The address control section 81-1 in a board returns the discernment bit Sa to “0” taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (fig. 20 step S108).

[0138] The address control section 81-1 in a board directs reservation of  $a \rightarrow c$  and d path, and modification for a switch (SW#2,#3) 75-1 and the sending-area path of 76-1 to the switch control section 82-1 in a board, if port b is not connected to the buffer A group 77-1 (fig. 20 step S102) (fig. 22 step S119).

[0139] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer A group 77-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 device is OK (fig. 22 step S120) (fig. 22 step S121). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer A group 77-1 of Memory (D) 81c-1, if the transfer request to the controller 22-1 device is NG (fig. 22 step S120) (fig. 22 step S125).

[0140] If the address control section 81-1 in a board has data of 256-bit width in the buffer A group 77-1 (fig. 22 step S122) record NAA $n$  ( $n=1,2,3$  and  $4\dots$ ) and the clock signal of Memory (D) 81c-1 are referred to. Address information AA $n$  is simultaneously relayed to corresponding data at the controller 22-1 device, and the clock of a crossbar switch 5 of operation is transmitted to the input buffer 23-1 of each time and conventional device as it is (fig. 22 step S123). The address control section 81-1 in a board returns the discernment bit Sa to “0” taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (fig. 22 step S124).

[0141] The address control section 81-1 in a board will direct to change into reservation of a $\rightarrow$ e and f path to the switch control section 82-1 in a board, if port a is connected to the buffer A group 77-1 when data are transmitted by the transfer partner and 128-bit width (fig. 21 step S110) (when the discernment bit is changing with Sb=0 $\rightarrow$ 1) (fig. 21 step S111) (fig. 21 step S112).

[0142] The address control section 81-1 in a board will direct to change a switch (Sw#1) 74-1 to the buffer B group 78-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 device is OK (fig. 21 step S113) (fig. 21 step S114). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer B group 78-1 of Memory (D) 81c-1, if the transfer request to the controller 22-1 device is NG (fig. 21 step S113) (fig. 21 step S118).

[0143] If the address control section 81-1 in a board has data of 256-bit width in the buffer B group 78-1 (fig. 21 step S115) record NABn (n=1,2,3 and 4...) and the clock signal of Memory (D) 81c-1 are referred to. Address information Abn is relayed to corresponding data and coincidence at the controller 22-1 device, and the clock of a crossbar switch 5 of operation is transmitted to the input buffer 23-1 of each time and device as it is (fig. 21 step S116). The address control section 81-1 in a board returns the discernment bit Sb to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (fig. 21 step S117).

[0144] The address control section 81-1 in a board directs reservation of a $\rightarrow$ e and d path, and modification for a switch (SW#2,#3) 75-1 and the sending-area path of 76-1 to the switch control section 82-1 in a board, if port a is not connected to the buffer A group 77-1 (fig. 21 step S111) (fig. 23 step S126).

[0145] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer A group 77-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 device is OK (fig. 23 step S127) (fig. 23 step S128). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer A group 77-1 of Memory (D) 81c-1 if the transfer request to the controller 22-1 device is NG (fig. 23 step S127) (fig. 23 step S132).

[0146] If the address control section 81-1 in a board has data of 256-bit width in the buffer A group 77-1 (fig. 23 step S129) record NAAn (n=1,2,3 and 4...) and the clock signal of Memory (D) 81c-1 are referred to. Address information AAn is relayed to corresponding data and coincidence at the controller 22-1 device, and the clock of a crossbar switch 5 of operation is transmitted to the input buffer 23-1 of each time and conventional device as it is (fig. 23 step S130). The address control section 81-1 in a board returns the discernment bit Sb to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (fig. 23 step S131).

[0147] Fig. 24 is a figure in which showing a division in the case of the data transfer in the crossbar switch device 1 by one example of this invention. In drawing, C1 shows the case where a 256-bit band can be secured in case 256-bit data are transmitted to a 256-bit port, C2 shows the case where a 128-bit band can be secured in case 256-bit data are transmitted to a 256-bit port, and in case C3 transmits 256 bit data to a 256 bit port, it shows the case where a band is not securable.

[0148] C4 shows the case where a 128-bit band can be secured in case 128-bit data are transmitted to a 256-bit port, and in case C5 transmits 128-bit data to a 256-bit port, it shows the case where a band is not securable.

[0149] C6 shows the case where a 128-bit band can be secured in case 256-bit data are transmitted to a 128-bit port, and in case C7 transmits 256-bit data to a 128-bit port, it shows the case where a band is not securable.

[0150] C8 shows the case where a 128-bit band can be secured in case 128-bit data are transmitted to a 128-bit port, and in case C9 transmits 128-bit data to a 128-bit port, it shows the case where a band is not securable.

[0151] In case fig. 25 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is a figure showing actuation of a requestor side when a 256-bit band is securable (in the case of C1), and in case fig. 26 transmits the 256-bit data based on one example of this invention to a 256-bit port, if is a figure showing the actuation by the side of supply when a 256-bit band is securable (in the case of C1).

[0152] In case fig. 27 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is a figure showing actuation of a requestor side when a 128-bit band is securable (in the case of C2), and in case fig. 28 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is a figure showing the actuation by the side of supply when a 128-bit band is securable in (in the case of C2).

[0153] In case fig. 29 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is a figure showing actuation of a requestor side when a band is not securable (in the case of C3), and in case fig. 30 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is a figure showing the actuation by the side of supply when a band is not securable (in the case of C3).

[0154] In case fig. 31 transmits the 128-bit data based on one example of this invention to a 256-bit port, it is a figure showing actuation of a requestor side when a 128-bit band is securable (in the case of C4), and in case fig. 32 transmits the 128-bit data based on one example of this invention to a 256-bit port, it is a figure showing the actuation by the side of supply when a 128-bit band is securable (in the case of C4).

[0155] In case fig. 33 transmits the 128-bit data based on one example of this invention to a 256-bit port, it is a figure showing actuation of a requestor side when a band is not securable (in the case of C5), and in case fig. 34 transmits the 128-bit data based on one

example of this invention to a 256-bit port, it is a figure showing the actuation by the side of supply when a band is not securable (in the case of C5).

[0156] In case fig. 35 transmits the 256-bit data based on one example of this invention to a 128-bit port, it is a figure showing actuation of a requestor side when a 128-bit band is securable (in the case of C6), and in case fig. 36 transmits the 256-bit data based on one example of this invention to a 128-bit port, it is a figure showing the actuation by the side of supply when a 128-bit band is securable (in the case of C6).

[0157] In case fig. 37 transmits the 256-bit data based on one example of this invention to a 128-bit port, it is a figure showing actuation of a requestor side when a band is not securable (in the case of C7), and in fig. 38 transmits the 256-bit data based on one example of this invention to a 128-bit port, it is a figure showing the actuation by the side of supply when a band is not securable (in the case of C7).

[0158] With reference to these fig. 1- fig. 11 and fig. 24-fig. 38, the data transfer using the crossbar switch device 1 by one example of this invention is explained. In addition, in the case of C8 and C9, which are shown in fig. 24, it is the same environment as the conventional device, and since it is obvious, the actuation is not explained.

[0159] First, in case 256-bit data are transmitted to a 256-bit port, when a 256-bit band can be secured (in the case of C1), if there is a transfer request from the controller 22-1 device when the discernment bits Sa and Sb are “0” in both requestor sides (processing C1-1) the address control section 81-1 in a board makes the discernment bits Sa and Sb both “1”, and sends out a transfer request (processing C1-2(Sa=0→1, Sb=0→1)). Here, in both supply sides, the discernment bits Sa and Sb are “0” at processing C-1 and the time of C-2.

[0160] Then, the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request to the two address lines of a communications partner, if the discernment bits Sa and Sb become both “1”. The crossbar switch side address control section 61-1 by the side of supply detects the transfer request of the two address lines. At this time, in a requestor side, the discernment bits Sa and Sb are “1” and supply sides,, and are “0” (processing C 1-3).

[0161] Since the discernment bits Sa and Sb are “0”, both the crossbar switch side address control section 61-1 by the side of supply answer transfer OK to both two address lines, both make the discernment bits Sa and Sb simultaneously “1” (Sa=0→1, Sb=0→1), and send out a transfer request to a board. Then, the address control section 81-1 in a board by the side of supply directs routing of a→c and b→d to the switch control section 82-1 in a board (processing C1-4).

[0162] The address control section 81-1 in a board by the side of supply transmits a transfer request to the controller 22-1 device. If transfer OK is checked from both two address lines, the crossbar switch side address control section 61-1 of a requestor side

will both consider the discernment bits Sa and Sb as “1”, and will transmit transfer OK to a board (processing C 1-5).

[0163] The switch control section 82-1 in a board of a requestor side directs routing of a $\rightarrow$ c and b $\rightarrow$ d to the switch control section 82-1 in a board, and directs to make a switch (SW#2, SW#3) 75-1 and 76-1 into a sending area (processing C 1-6).

[0164] The switch control section 82-1 in a board of a requestor side sends out data, if a directed setup is performed. The switch control section 82-1 in a board by the side of supply receives the sent data by the buffer A group 77-1 (processing C 1-7).

[0165] The data input section device incorporates the address control section 81-1 in a board by the side of supply from a buffer group, and it does not have inner data, or checks incorporation termination (processing C1-8).

[0166] The address control section 81-1 in a board by the side of supply sends the address to the controller device after a check. The crossbar switch side address control section 61-1 directs to set a switch (SW#1) 74-1 as the buffer A group 77-1 (processing C 1-9).

[0167] The address control section 81-1 in a board of a requestor side returns the discernment bits Sa and Sb to “0” after the completion of sending out (Sa=1 $\rightarrow$ 0, Sb=1 $\rightarrow$ 0), and the address control section 81-1 in a board by the side of supply returns the discernment bits Sa and Sb to “0” after the completion of a transfer (refer to fig. 25 and fig. 26). (Sa=1 $\rightarrow$ 0, Sb=1 $\rightarrow$ 0) (processing C 1-10).

[0168] In case 256-bit data are transmitted to a 256-bit port, when a 128-bit band can be secured (in the case of C2), a requestor-side and supply side performs the above-mentioned processing C 1-1 to C1-3.

[0169] After that, the crossbar switch side address control section 61-1 by the side of supply answers transfer OK to the address line of the side which recognizes and is empty in seeing the discernment bits Sa and Sb and port a or port b using it, sets the discernment bits Sa and Sb corresponding simultaneously to “1” (Sa=0 $\rightarrow$ 1 or Sb=0 $\rightarrow$ 1), and sends out a transfer request to a board (processing C 2-1).

[0170] The address control section 81-1 in a board by the side of supply directs to secure the path to a buffer group securable from the port secured to the switch control section 82-1 in a board. If transfer OK is checked from one side of the two address lines, the crossbar switch side address control section 61-1 of a requestor side will set to “0” the discernment bits Sa and Sb of the direction to which transfer OK did not come (0 1 $\rightarrow$ 1, 1 $\rightarrow$ 0, or 1), and will transmit transfer OK to a board (processing C 2-2).

[0171] The address control section 81-1 in a board of a requestor side transmits transfer OK to the controller 22-1 device, and directs to make a switch (SW#2, SW#3) 75-1 and 76-1 the switch control section 82-1 in a board at a sending area (processing C 2-3).

[0172] The switch control section 82-1 in a board of a requestor side is c→a to the switch control section 82-1 in a board or b, d→a or routing of b is directed and new data are required once of two clocks at the output section device. A transfer request is transmitted to the controller 22-1 device, the switch control section 82-1 in a board switches switch (SW#11) 71a-1 or switch (SW#12) 71b-1 for every clock, and the address control section 81-1 in a board by the side of supply secures the path which sends data to the height order lower bit of a buffer group in order (processing C 2-4).

[0173] The switch control section 82-1 in a board of a requestor side sends out data, if a directed setup is performed. The switch control section 82-1 in a board by the side of supply receives the sent data by the buffer A group 77-1 or the buffer B group 78-1 (processing C 2-5). Henceforth, a requestor-side and supply side performs the above-mentioned processing C 1-8 to C 1-10 (refer to fig. 27 and fig. 28).

[0174] In case 256-bit data are transmitted to a 256-bit port, when a band cannot be secured (in the case of C3), a requestor-side and supply side performs the above-mentioned processing C 1-1 to C 1-3.

[0175] After that, the crossbar switch side address control section 61-1 by the side of supply recognizes that see the discernment bits Sa and Sb and port a and port bare using it, and answers a band secured improper signal (processing C 3-1).

[0176] The crossbar switch side address control section 61-1 of a requestor side transmits a band secured improper signal to a board as it is, and sets both the discernment bits Sa and Sb to “0” (processing C 3-2). (Sa=1→0, Sb=1→0)

[0177] The address control section 81-1 in a board of a requestor side transmits a band secured improper signal to the controller 22-1 device (processing C 3-3). Henceforth, he leaves it to the resending demand of the controller 22-1 device. When the cause of resending in device receipt-side is taking out, it is requiring even the controller 22-1 device by the side of receipt, and is usable with the method (refer to fig. 29 and fig. 30).

[0178] In case 128-bit data are transmitted to a 256-bit port, when a 128-bit band can be secured (in the case of C4), the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request to either of the two address lines by the side of receipt from the only address line. The crossbar switch side addresses control section 61-1 by the side of supply detects one transfer request of the two address lines (processing C 4-1).

[0179] The discernment bit of the side which checks that the crossbar switch side address control section 61-1 by the side of supply saw the discernment bits Sa and Sb, and port a and either of the b are empty, and replies transfer OK from the address line of empty one of ports is set to “1” (processing C 4-2).

[0180] If transfer OK is checked from one side of the two address lines, the crossbar switch side address control section 61-1 of a requestor side will transmit transfer OK to a board, and will change the data receiver's address into a port with a reply. The address control section 81-1 in a board transmits transfer OK to the controller 22-1 device (processing C 4-3).

[0181] Then, in a supply side, the above-mentioned processing C 2-2 to C 2-5 and C 1-8 to 1-10 are performed. Moreover, in a requestor side, if processing C 4-3 is performed, the signal and data from a controller 22-1 device will be outputted as it is (refer to fig. 31 and fig. 32).

[0182] In case 128-bit data are transmitted to a 256-bit port, when a band cannot be secured (in the case of C5), the crossbar switch control section 61-1 of a requestor side sends out a transfer request to one address line of the receipt sides from the only address line. The crossbar switch side address control section 61-1 by the side of supply detects one transfer request of the two address lines (processing C 5-1).

[0183] The crossbar switch side address control section 61-1 by the side of supply recognizes that the discernment bits Sa and Sb and port a and port b are using it, and answers a band secured improper signal (processing C 5-2).

[0184] The crossbar switch side address control section 61-1 of a requestor side transmits a band secured improper signal to a board as it is (processing C 5-3). Henceforth, he leaves it to the resending demand of the controller 22-1 device. When the cause of resending device receipt-side is taking out, it is requiring even the controller 22-1 device by the side of receipt, and is useable with the method (refer to fig. 33 and fig. 24).

[0185] In case 256-bit data area transmitted to a 128-bit port, when a 128-bit band can be secured (in the case of C6), the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request to either of the two address lines. The crossbar switch side address control section 61-1 by the side of supply detects a transfer request from the address line (processing C 6-1).

[0186] The crossbar switch side address control section 61-1 by the side of supply replies transfers OK to the address line in a sender's port. The crossbar switch side address control section 61-1 of a requestor side will transmit transfer OK to a board, if transfer OK is checked from the address line (processing C 6-2).

[0187] Then, in a requestor side, the above-mentioned processing C 2-3 to C2-5, and C 1-8 to 1-10 are performed. Moreover, in a supply side, if processing C 6-2 is performed, a signal and data will be inputted into the controller 22-1 device as it is (refer to fig. 35 and fig. 36).

[0188] In case 256-bit data are transmitted to a 128-bit port, when a band cannot be secured (in case of C7), the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request from either of the two address lines. The

crossbar switch side address control section 61-1 by the side of supply detects a transfer request from the address line (processing C 7-1).

[0189] The crossbar switch side address control section 61-1 by the side of supply replies a band secured improper signal to the address lines with a sender's port. The crossbar switch side address control section 61-1 of a requestor side will transmit a band secured improper signal to a board, if a band secured improper signal is checked from the address line (processing C 7-2).

[0190] Henceforth, he leaves it to the resending demand of the controller 22-1 device. When the cause of resending in device receipt-side is taking out, it is requiring even the controller 22-1 device by the side of receipt, and is usable with the method (refer to fig. 37 and fig. 38).

[0191] Thus, since it has the switch and controller which distribute data to two input buffers and this in the board which can receive data with wide width, it can transmit to the board and simultaneously from which two data width differs.

[0192] Moreover, since it has the switch and controller which distribute data to the point of the output buffer of the board which can send data with wide width, if the port equivalent to half data width is intact even if data are under transfer, another data transfer can be performed.

[0193] Furthermore, since the address line, a 2 bits discernment bit, and one 1-bit a and b port discernment line are used instead of preparing 2 sets of address line, physical size of a connection part can be made small and it can realize cheaply.

[0194] Since common use is attained further again, without the data line/address line being dependent on the bus width communication partner, it is cheaply realizable rather than it prepares two or more ports doubled with the data width of a communication partner.

[0195]

[Effects of the Invention] As explained above, according to this invention, it has two or more ports of the same data width where two or more boards are connected. In the data width good transformation crossbar switch device which connects between two or more boards through two or more ports which share an address signal by performing the communication with other boards through the port which has empty ports where a board with wide data width is connected, in case the data width of the boards which communicate differs, it is effective in the ability for the data width connected to the crossbar switch not to be connected, and communicate to the data width of a partner's port in a large port, also during the communication with the port where data width is narrow.

**[Brief Description of the Drawings]**

[Fig. 1] It is the block diagram showing the configuration of the crossbar switch device by one example of this invention.

[Fig. 2] It is the block diagram showing the configuration of the crossbar switch side I/O section of fig.1.

[Fig. 3] It is the block diagram showing the configuration of the data division of fig. 1.

[Fig. 4] It is the block diagram showing the configuration of the address control section of fig. 1.

[Fig. 5] It is the block diagram showing the configuration of the switch in a board of fig. 3.

[Fig. 6] (a) And (b) are drawings showing the configuration of the switch shown in fig. 3 and fig. 5.

[Fig. 7] It is the block diagram showing the configuration of a crossbar switch side address control section shown in fig. 2.

[Fig. 8] Drawing in which (a) shows the contents of storage of the memory (A) of fig. 7, and (b) are drawings showing the contents of storage of the memory (B) of fig. 7.

[Fig. 9] It is the block diagram showing the configuration of the address control section in a board of fig. 4.

[Fig. 10] Drawing in which (a) shows the contents of storage of the memory (c) of fig. 9, and (b) are drawings showing the contents of storage of the memory (d) of fig. 9.

[Fig. 11] It is drawing showing control of the switch of fig. 3 by the switch control section in a board of fig. 4 and fig. 5.

[Fig. 12] It is the flow chart, which shows the actuation of a crossbar switch side address control section shown in fig. 2 and fig. 7.

[Fig. 13] It is the flow chart, which shows the actuation of a crossbar switch side address control section shown in fig. 2 and fig. 7.

[Fig. 14] It is the flow chart, which shows the actuation of a crossbar switch side address control section shown in fig. 2 and fig. 7.

[Fig. 15] It is the flow chart, which shows the actuation of a crossbar switch side address control section shown in fig. 2 and fig. 7.

[Fig. 16] It is the flow chart, which shows the actuation of the address control section in a board shown in fig. 4 and fig. 9.

[Fig. 17] It is the flow chart, which shows the actuation of the address control section in a board shown in fig. 4 and fig. 9.

[Fig. 18] It is the flow chart, which shows the actuation of the address control section in a board shown in fig. 4 and fig. 9.

[Fig. 19] It is the flow chart, which shows the actuation of the address control section in a board shown in fig. 4 and fig. 9.

[Fig. 20] It is the flow chart, which shows the actuation of the address control section in a board shown in fig. 4 and fig. 9.

[Fig. 21] It is the flow chart, which shows the actuation of the address control section in a board shown in fig. 4 and fig. 9.

[Fig. 22] It is the flow chart, which shows the actuation of the address control section in a board shown in fig. 4 and fig. 9.

[Fig. 23] It is the flow chart, which shows the actuation of the address control section in a board shown in fig. 4 and fig. 9.

[Fig. 24] It is drawing in which showing a division in the case of the data transfer in the crossbar switch device by one example of this invention.

[Fig. 25] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation of a requestor side when a 256-bit band is securable.

[Fig. 26] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation by the side of supply when a 256-bit band is securable.

[Fig. 27] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation of a requestor side when a 128-bit band is securable.

[Fig. 28] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation by the side of supply when a 128-bit band is securable.

[Fig. 29] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation of a requestor side when a band is not securable.

[Fig. 30] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation by the side of supply when a band is not securable.

[Fig. 31] In case the 128-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation of a requestor side when a 128-bit band is securable.

[Fig. 32] In case the 128-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation by the side of supply when a 128-bit band is securable.

[Fig. 33] In case the 128-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation of a requestor side when a band is not securable.

[Fig. 34] In case the 128-bit data based on one example of this invention are transmitted to a 256-bit port, it is a drawing showing actuation by the side of supply when a band is not securable.

[Fig. 35] In case the 256-bit data based on one example of this invention are transmitted to a 128-bit port, it is a drawing showing actuation of a requestor side when a 128-bit band is securable.

[Fig. 36] In case the 256-bit data based on one example of this invention are transmitted to a 128-bit port, it is a drawing showing actuation by the side of supply when a 128-bit band is securable.

[Fig. 37] In case the 256-bit data based on one example of this invention are transmitted to a 128-bit port, it is a drawing showing actuation of a requestor side when a band is not securable.

[Fig. 38] In case the 256-bit data based on one example of this invention are transmitted to a 128-bit port, it is a drawing showing actuation by the side of supply when a band is not securable.

[Fig. 39] It is the block diagram showing the configuration of the processor board of fig. 39.

[Description of Notations]

1 Crossbar switch device

2-1, 2-2 processor board

3-1, 3-2 memory board  
4-1 to 4-4 I/O board

5 Crossbar Switch

6-1 to 6-4 Crossbar switch side I/O section

7-1 to 7-4 Data division

8-1 to 8-4 Address control section

61-1 Crossbar switch side address control section

61a-1 Controller

61b-1 Memory (A)

61c-1 Memory (B)

71-1 Switch in Board

72-1, 73-1 Buffer

74-1 to 76-1, 71a-1 to 71j-1 Switch

77-1 Buffer A group

78-1 Buffer B group

81-1 Address control section in board

81a-1 Controller

81b-1 Memory (C)

81c-1 Memory (D)

81d-1 to 81g-1 Counter

82-1 Switch control section in board



## U. S. PATENT AND TRADEMARK OFFICE

## FACSIMILE TRANSMITTAL SHEET

|                               |                                     |
|-------------------------------|-------------------------------------|
| TO:                           | FROM:                               |
| Mr. Roger D. Greer            | Christopher E. Lee / AU 2112        |
| FAX NUMBER:                   | DATE:                               |
| 312-360-9315                  | September 1, 2004                   |
| COMPANY:                      | TOTAL NO. OF PAGES INCLUDING COVER: |
| Attorney Agent for Applicant  | 26                                  |
| PHONE NUMBER:                 | APPLICATION SERIAL NUMBER:          |
| 312-360-0080                  | 10/044,401                          |
| RE:                           | ATTORNEY DOCKET NUMBER:             |
| Yokoyama's Translated Version | 10016664-1                          |

URGENT     FOR REVIEW     PLEASE COMMENT     PLEASE REPLY     PLEASE RECYCLE

## NOTES/COMMENTS:

The Examiner refers to Yokoyama et al. [JP 411296473 A] reference as a prior art for the claim rejections in the Non-Final Office Action mailed on 16<sup>th</sup> of June 2004, and it is referred to the original copy of foreign reference in foreign language (i.e., Japanese). Here, the Examiner provides a machine translated copy of the reference for the convenience of the Applicants. However, the Examiner cautions the Applicants that the Office is not responsible for any erroneous interpretation resulting from inaccuracies between the original foreign language reference and the machine translation of the reference, as the machine translation may not reflect the original precisely.

Thank you,

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**CLAIMS**

---

**[Claim(s)]**

[Claim 1] It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is data width-of-face adjustable mold crossbar switch equipment which connects between said two or more boards through said two or more ports. Data width-of-face adjustable mold crossbar switch equipment characterized by constituting so that the communication link with other boards may be performed through the port which has \*\*ed of the ports where a board with said wide data width of face is connected, in case the data width of face of the boards which communicate differs.

[Claim 2] It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is data width-of-face adjustable mold crossbar switch equipment which connects between said two or more boards through said two or more ports. A detection means to detect the port which has \*\*ed of the ports where a board with said wide data width of face is connected in case the data width of face of the boards which communicate differs. Data width-of-face adjustable mold crossbar switch equipment characterized by having a means to perform the communication link with other boards through the port detected with said detection means.

[Claim 3] Data width-of-face adjustable mold crossbar switch equipment according to claim 2 characterized by constituting so that said two or more ports may be assigned to a board with said wide data width of face.

[Claim 4] Said detection means is data width-of-face adjustable mold crossbar switch equipment according to claim 3 characterized by constituting so that the port which is vacant out of two or more ports assigned to the board with said wide data width of face may be detected.

[Claim 5] Said detection means is data width-of-face adjustable mold crossbar switch equipment according to claim 3 or 4 characterized by constituting so that a port in use [ of said two or more ports ] may be pinpointed based on two or more address information from the ports of each assigned to the board with said wide data width of face.

[Claim 6] For said detection means, claim 3 to claim 5 characterized by to include a storage means memorize the information on the port assigned to two or more of said boards of each, and a maintenance means hold the information which pinpoints the ports of each which were assigned to two or more of said boards of each, and which were assigned to the board and the board concerned of a communications partner for every port is data width-of-face adjustable mold crossbar switch equipment of a publication either.

[Claim 7] Claim 2 to claim 6 characterized by including 1st and 2nd storing means to store the data with which said data width of face is delivered and received between boards and communications partners concerned with the data width of face of a large board in the board concerned is data width-of-face adjustable mold crossbar switch equipment of a publication either.

[Claim 8] Claim 2 to claim 7 characterized by including a setting-out means to set up the I/O path of the data delivered and received between boards and communications partners with said wide data width of face in the board concerned is data width-of-face adjustable mold crossbar switch equipment of a publication either.

[Claim 9] It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is the connection method of the data width-of-face adjustable mold crossbar switch equipment which connects between said two or more boards through said two or more ports. The connection method of the data width-of-face adjustable mold crossbar switch equipment characterized by performing the communication link with other boards through the port which has \*\*ed of the ports where a board with said wide data width of face is connected when the data width of face of the boards which communicate differs.

[Claim 10] It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is the connection method of the data width-of-face adjustable mold crossbar switch equipment which connects between said two or more boards through said two or more ports. The step which detects the port which has \*\*ed of the ports where a board with said wide data width of face is connected in case the data width of face of the boards which communicate differs, The connection method of the data width-of-face adjustable mold crossbar switch equipment characterized by having the step which performs the communication link with other boards through the detected port.

[Claim 11] The connection method of the data width-of-face adjustable mold crossbar switch equipment according to claim 10 characterized by assigning said two or more ports to a board with said wide data width of face.

[Claim 12] The step which detects said vacant port is the connection method of the data width-of-face adjustable mold crossbar switch equipment according to claim 11 characterized by constituting so that the port which is vacant out of two or more ports assigned to the board with said wide data width of face may be detected.

[Claim 13] The step which detects said vacant port is the connection method of the data width-of-face adjustable mold crossbar switch equipment according to claim 11 or 12 characterized by pinpointing a port in use [ of said two or more ports ] based on two or more address information from the ports of each assigned to the board with said wide data width of face.

[Claim 14] The step which detects said vacant port A storage means to memorize the information on the port assigned to said two or more boards of each, So that said vacant port may be detected using a maintenance means to hold the information which pinpoints the ports of each which were assigned to said two or more boards of each, and which were assigned to the board and the board concerned of a communications partner for every port Claim 11 to claim 13 characterized by carrying out is the connection method of the data width-of-face adjustable mold crossbar switch equipment of a publication either.

[Claim 15] Claim 11 to claim 14 characterized by storing the data delivered and received between boards and communications partners concerned by one side of the 1st and 2nd storing means by which said data width of face has the data width of face of a large board is the connection method of the data width-of-face adjustable mold crossbar switch equipment of a publication either.

[Claim 16] Claim 10 to claim 15 characterized by including the step which sets up the I/O path of the data delivered and received between boards and communications partners with said wide data width of face is the connection method of the data width-of-face adjustable mold crossbar switch equipment of a publication either.

[Claim 17] It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is the record medium which recorded the connection control program for making the processing which connects between said two or more boards through said two or more ports perform to a processor. Said connection control program is the record medium which recorded the connection control program characterized by making the communication link with other boards perform to said processor through the port which has \*\*ed of the ports where a board with said wide data width of face is connected in case the data width of face of the boards which communicate differs.

[Claim 18] It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is the record medium which recorded the connection control program for making the processing which connects between said two or more boards through said two or more ports perform to a processor. Said connection control program makes the port which has \*\*ed of the ports

where a board with said wide data width of face is connected to it in case the data width of face of the boards which communicate differs in said processor detect. The record medium which recorded the connection control program characterized by making the communication link with other boards perform through the detected port.

[Claim 19] Said connection control program is the record medium which recorded the connection control program according to claim 18 characterized by making the port which is vacant out of two or more ports assigned to the board with said wide data width of face detect in case said processor is made to detect said vacant port.

[Claim 20] Said connection control program is the record medium which recorded the connection control program according to claim 18 or 19 characterized by making a port in use [ of said two or more ports ] pinpoint based on two or more address information from the ports of each assigned to the board with said wide data width of face in case said processor is made to detect said vacant port.

[Claim 21] A storage means to memorize the information on the port assigned to said two or more boards of each in case said connection control program makes said processor detect said vacant port,

Copyright (C); 2000 Japan Patent Office

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**DETAILED DESCRIPTION**

---

**[Detailed Description of the Invention]**

[0001]

[Field of the Invention] This invention relates to the crossbar switch equipment which connects between ports with especially different data width of face about the record medium which recorded the control program on data width-of-face adjustable mold crossbar switch equipment and its connection method list.

[0002]

[Description of the Prior Art] Conventionally, in this kind of crossbar switch equipment, as shown in drawing 39, the processor board (#1-#3) 2-1 to 2-3, the memory board (#1-#3) 3-1 to 3-3, and the I/O (I/O) board (#1-#6) 4-1 to 4-6 are mutually connected through a crossbar switch 5.

[0003] In this case, it has data width of face different, respectively in the processor board (#1-#3) 2-1 to 2-3, the memory board (#1-#3) 3-1 to 3-3, and the I/O (I/O) board (#1-#6) 4-1 to 4-6. That is, the crossbar switch 5 has connected between the ports of different data width of face.

[0004] Here, as shown in the processor board (#1) 2-1 at drawing 40, the processor 21-1, the controller 22-1, the input buffer 23-1, and the output buffer 24-1 are carried, and they are mutually connected by bus 200-1 in a board.

[0005] In addition, although not illustrated, it has the same composition as other processor boards (#2, #3) 2-2 and the processor board (#1) 2-1 of the above [ 2-3 ]. Moreover, although not illustrated like the above, the memory board (#1-#3) 3-1 to 3-3 and the I/O (I/O) board (#1-#6) 4-1 to 4-6 also have the same composition as the above-mentioned processor board (#1) 2-1 except carrying memory and I/O instead of a processor 21-1.

[0006] Above crossbar switch equipment is performing the communication link in the ports of the same data width of face because a controller 22-1 controls an input buffer 23-1 and an output buffer 24-1.

[0007]

[Problem(s) to be Solved by the Invention] Although between the ports of the data width of face from which a crossbar switch differs is connected with the conventional crossbar switch equipment mentioned above, if between different data width of face is connected with a crossbar switch, and it is communicating between the ports where data width of face is narrow, the transfer between the ports where data width of face is wide cannot be performed.

[0008] Moreover, although the possibility of a concurrent access demand of the parts of memory etc. can solve the above-mentioned problem by preparing the large transfer path of data width of face independently about a high part, in that case, a utilization ratio will become low and will cause the increment in the amount of hardware.

[0009] Furthermore, although the above-mentioned technical problem is also solvable by giving the port where two or more data width of face is narrow on two or more same board instead of being the port where data width of face is wide, two or more the address lines and the controllers which connect an applicable board and a crossbar switch will also be needed, and will cause large buildup of the amount of hardware.

[0010] Then, it is in the object of this invention offering the record medium which recorded the control program on the data width-of-face adjustable mold crossbar switch equipment with which the data width of face which canceled the above-mentioned trouble and was connected to the crossbar switch cannot be concerned, and can communicate to the data width of face of a phase hand's port in a large port also during the communication link with the port where data width of face is narrow, and its connection method list.

[0011]

[Means for Solving the Problem] The data width-of-face adjustable mold crossbar switch equipment by this invention It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is data width-of-face adjustable mold crossbar switch equipment which connects between said two or more boards through said two or more ports. In case the data width of face of the boards which communicate differs, it constitutes so that the communication link with other boards may be performed through the port which has \*\*ed of the ports where a board with wide data width of face is connected.

[0012] Other data width-of-face adjustable mold crossbar switch equipments by this invention It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is data width-of-face adjustable mold crossbar switch equipment which connects between said two or more boards through said two or more ports. It has a detection means to detect the port which has \*\*ed of the ports where a board with wide data width of face is connected in case the data width of face of the boards which communicate differs, and a means to perform the communication link with other boards through the port detected with said detection means.

[0013] The connection method of the data width-of-face adjustable mold crossbar switch equipment by this invention It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is the connection method of the data width-of-face adjustable mold crossbar switch equipment which connects between said two or more boards through said two or more ports. In case the data width of face of the boards which communicate differs, it is made to perform the communication link with other boards through the port which has \*\*ed of the ports where a board with wide data width of face is connected.

[0014] The connection method of other data width-of-face adjustable mold crossbar switch equipments by this invention It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is the connection method of the data width-of-face adjustable mold crossbar switch equipment which connects between said two or more boards through said two or more ports. It has the step which detects the port which has \*\*ed of the ports where a board with wide data width of face is connected in case the data width of face of the boards which communicate differs, and the step which performs the communication link with other boards through the detected port.

[0015] The record medium which recorded the connection control program by this invention It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is the record medium which recorded the connection control program for making the processing which connects between said two or more boards through said two or more ports perform to a processor. Said connection control program is making the communication link with other boards perform to it through the port which has \*\*ed of the ports where a board with wide data width of face is connected, in case the data width of face of the boards which communicate differs in said processor.

[0016] The record medium which recorded other connection control programs by this invention It has two or more ports of the same data width of face where two or more boards are connected, respectively. It is the record medium which recorded the connection control program for making the processing which connects between said two or more boards through said two or more ports perform to a processor. In case the data width of face of the boards which communicate differs in said processor, said connection control program makes it detect the port which has \*\*ed of the ports where a board with wide data width of face is connected, and is making the communication link with other boards perform to it through the detected port.

[0017] That is, the data width-of-face adjustable mold crossbar switch equipment of this invention can

be made to perform the communication link with other boards in the port as for which the near board in which data width of face has a large port was vacant, in case the data width of face of the boards which communicate differs.

[0018] Namely, the switch in a board is formed and data are distributed for every communications partner. Moreover, in addition to the switch in a board, two buffer groups in which data width of face has the same data width of face as the maximum data width of face of a large port are prepared in data division, and the data which were able to be distributed with the switch in a board are saved respectively. The switch control section in a board is directed on each switch (SW) in which the path of a I / O data was prepared by the switch in a board based on the signal from the address control section in a board.

[0019] As mentioned above, data width of face becomes possible [ carrying out the division activity of the port to the crossbar switch in a board with a large port ] by having the structure which saves two data, and the controlling mechanism which distributes data.

[0020]

[Embodiment of the Invention] Next, one example of this invention is explained with reference to a drawing. Drawing 1 is the block diagram showing the configuration of the crossbar switch equipment by one example of this invention. In drawing, crossbar switch equipment 1 is equipped with a crossbar switch 5 and the crossbar switch side I/O section 6-1 to 6-4, and data division 7-1 to 7-4 and the address control section 8-1 to 8-4 are arranged corresponding to the processor board 2-1 with wide data width of face (#1, #2), 2-2 and the memory board (#1, #2) 3-1, and 3-2 each.

[0021] The crossbar switch 5 had 12 128-bit ports, connected to the 128-bit port the I/O (I/O) board (#1-#4) 4-1 to 4-4 whose data width of face is 128-bit width of face as it was, and has connected to two 128-bit ports the processor board 2-1 whose data width of face is 256-bit width of face, 2-2 and the memory board 3-1, and 3-2, respectively.

[0022] That is, crossbar switch equipment 1 is connected through the crossbar switch side I/O section 6-1 to 6-4 by which the processor board 2-1, 2-2 and the memory board 3-1, and 3-2 were connected to two ports of a crossbar switch 5.

[0023] By the crossbar switch side I/O section 6-1 to 6-4, above-mentioned data division 7-1 to 7-4, and the above-mentioned address control section 8-1 to 8-4 In case the data width of face of the boards which communicate differs (for example, the processor board 2-1, 2-2 and the memory board 3-1, and 3-2 have data width of face larger than the I/O board (#1-#4) 4-1 to 4-4) It can be made to perform the communication link with other boards in the port as for which the near board in which data width of face has a large port was vacant.

[0024] That is, the switch in a board (not shown) is formed in data division 7-1 to 7-4, and data are distributed for every communications partner. Moreover, in addition to the switch in a board, two buffer groups (not shown) of 256-bit width of face are prepared in data division 7-1 to 7-4, and the data which were able to be distributed with the switch in a board are saved by two buffer groups in each.

[0025] The switch control section in a board (not shown) prepared in the address control section 8-1 to 8-4 is directed on each switch (SW) in which the path of a I / O data was prepared by the switch in a board based on the signal from the address control section in a board (not shown).

[0026] As mentioned above, data width of face becomes possible [ carrying out the division activity of the port to the crossbar switch 5 in a board with a large port ] by having the structure which saves two data, and the controlling mechanism which distributes data.

[0027] In addition, in the one example of this invention, crossbar switch equipment 1 was used as the address / data discrete type, with the signal decided beforehand, using the address line, reservation of a communication path, transfer initiation, transfer termination, etc. were performed, and the structure which can output and input suitable data is realized.

[0028] Drawing 2 is the block diagram showing the configuration of the crossbar switch side I/O section 6-1 of drawing 1 . In drawing, the crossbar switch side I/O section 6-1 is equipped with the crossbar switch side address control section 61-1.

[0029] It connects with two ports of a crossbar switch 5 with the address line (A) and the 128-bit data

line (D), and the crossbar switch side I/O section 6-1 is connected to the processor board 2-1 with the address line (A), a discernment bit (bit) (Sa, Sb), and the two 128-bit data lines (a, b).

[0030] The crossbar switch side address control section 61-1 inputs the address from two ports, and outputs the address and a discernment bit to the processor board 2-1. In addition, although not illustrated, other crossbar switch side I/O sections 6-2 to 6-4 have the same composition as the above-mentioned crossbar switch side I/O section 6-1.

[0031] Drawing 3 is the block diagram showing the configuration of the data division 7-1 of drawing 1. In drawing, data division 7-1 consist of the switch 71-1 in a board, a buffer 72-1 and 73-1, a switch (SW#1-SW#3) 74-1, 75-1 and 76-1, a buffer A group 77-1, and a buffer B group 78-1. In addition, other data divisions 7-2 to 7-4 have the same composition as the above-mentioned data division 7-1.

[0032] Drawing 4 is the block diagram showing the configuration of the address control section 8-1 of drawing 1. In drawing, the address control section 8-1 is equipped with the address control section 81-1 in a board, and the switch control section 82-1 in a board. In addition, other address control sections 8-2 to 8-4 have the same composition as the above-mentioned address control section 8-1.

[0033] Drawing 5 is the block diagram showing the configuration of the switch 71-1 in a board of drawing 3. In drawing, the switch 71-1 in a board is equipped with switch (SW#11-SW#20) 71a-1-71j-1.

[0034] Drawing 6 is drawing showing the example of a configuration of a switch. Drawing 6 (a) shows the configuration of switch (SW#11-SW#16) 71a-1-71f-1 shown in the switch (SW#2, SW#3) 75-1 shown in drawing 3, 76-1, and drawing 5. Drawing 6 (b) shows the configuration of switch (SW#17-SW#20) 71g-1-71j-1 shown in the switch (SW#1) 74-1 shown in drawing 3, and drawing 5.

[0035] Drawing 7 is the block diagram showing the configuration of the crossbar switch side address control section 61-1 shown in drawing 2. The crossbar switch side address control section 61-1 consists of controller 61a-1, (Memory A) 61b-1, and (Memory B) 61c-1.

[0036] Drawing 8 (a) is drawing showing the content of storage of (Memory A) 61b-1 of drawing 7, and drawing 8 (b) is drawing showing the content of storage of (Memory B) 61c-1 of drawing 7. In these drawings, the board name (processor #1, processor #2, memory #1, memory #2, I/O#1, I/O#2, I/O#3, I/O#4) and the port name (a, b) are matched and memorized to (Memory A) 61b-1.

[0037] Moreover, to (Memory B) 61c-1, the communications-partner point board name of b port and the communications-partner point port name of b port were matched, respectively, and the communications-partner point board name of a port and the communications-partner point port name of a port are memorized again.

[0038] Drawing 9 is the block diagram showing the configuration of the address control section 81-1 in a board of drawing 4. In drawing, the address control section 81-1 in a board consists of controller 81a-1, (Memory C) 81b-1, (Memory D) 81c-1, and counter 81d-1-81g-1.

[0039] Drawing 10 (a) is drawing showing the content of storage of (Memory C) 81b-1 of drawing 9, and drawing 10 (b) is drawing showing the content of storage of (Memory D) 81c-1 of drawing 9. In these drawings, the value of the current discernment bit Sa and the value of the current discernment bit Sb, and the value of the discernment bit Sa in front of 1 clock and the value of the discernment bit Sb in front of 1 clock are memorized by (Memory C) 81b-1.

[0040] Moreover, the address information for buffer A group 77-1 and the order information of data forwarding, and the address information and the order information of data forwarding for buffer B group 78-1 are memorized by (Memory D) 81c-1.

[0041] Here, address information AA1, AA2, AA3, and AA4 and .... show the content of an address-line signal sent in relation to the data included in the buffer A group 77-1, and the order information NAA1, NAA2, NAA3, and NAA4 of data forwarding and .. show how many the data sent to the content of a corresponding address-line signal and coincidence have been sent as data of an eye from a block head.

[0042] Address information AB1, AB2, AB3, and AB4 and .... show the content of an address-line signal sent in relation to the data included in the buffer B group 78-1, and the order information NAB1, NAB2, NAB3, and NAB4 of data forwarding and .. show how many the data sent to the content of a corresponding address-line signal and coincidence have been sent as data of an eye from a block head.

[0043] Drawing 11 is drawing showing the switch (SW#1-SW#3) 74-1 to 76-1 of drawing 3 by the switch control section 82-1 in a board of drawing 4, and control of drawing 5 of switch (SW#11-SW#20) 71a-1-71j-1.

[0044] When connecting with Port c from the port a of the switch 71-1 in a board shown in drawing 3 and drawing 5 (a->c), and when connecting with Port d from Port b (b->d), the switch control section 82-1 in a board It controls so that switch (SW#11) 71a-1, switch (SW#13) 71c-1, switch (SW#16) 71f-1, and switch (SW#18) 71h-1 are connected to the "0" sides. It controls so that switch (SW#12) 71b-1 and switch (SW#17) 71g-1 are connected to the "1" side.

[0045] At this time, a switch (SW#1-SW#3) 74-1 to 76-1, switch (SW#14) 71d-1, switch (SW#15) 71e-1, switch (SW#19) 71i-1, and switch (SW#20) 71j-1 may be connected to any by the side of "1" a side and "0", respectively. In drawing 11, "-" shows this condition.

[0046] When connecting with Port e from the port a of the switch 71-1 in a board (a->e), and when connecting with Port f from Port b (b->f), the switch control section 82-1 in a board It controls so that a switch (SW#2) 75-1, a switch (SW#3) 76-1, switch (SW#11) 71a-1, and switch (SW#20) 71j-1 are connected to the "0" sides. It controls so that switch (SW#12) 71b-1, switch (SW#13) 71c-1, switch (SW#16) 71f-1, and switch (SW#19) 71i-1 are connected to the "1" side.

[0047] At this time, a switch (SW#1) 74-1, switch (SW#14) 71d-1, switch (SW#15) 71e-1, switch (SW#17) 71g-1, and switch (SW#18) 71h-1 may be connected to any by the side of "1" a side and "0", respectively.

[0048] When connecting with Ports c and d from the port a of the switch 71-1 in a board (a->c, d), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the "0" sides. The switch control section 82-1 in a board synchronizes with the clock of a crossbar switch 5. Switch (SW#11) 71a-1 moreover, to the "1" "0" side a side Switch (SW#13) 71c-1 to "1", and "0" either [ of near ] and "0" side Switch (SW#14) 71d-1 to "0" sides or "1" side and "0" side Switch (SW#17) 71g-1 controls so that switch (SW#18) 71h-1 is connected to "1", and "0" either [ of near ] and "1" side alternately with a repeat at "1" side or "1" side and "0" side, respectively.

[0049] At this time, a switch (SW#1) 74-1, switch (SW#12) 71b-1, switch (SW#15) 71e-1, switch (SW#16) 71f-1, switch (SW#19) 71i-1, and switch (SW#20) 71j-1 may be connected to any by the side of "1" a side and "0", respectively.

[0050] When connecting with Ports e and f from the port a of the switch 71-1 in a board (a->e, f), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the "0" sides. The switch control section 82-1 in a board synchronizes with the clock of a crossbar switch 5. Switch (SW#11) 71a-1 moreover, to the "1" "0" side a side Switch (SW#13) 71c-1 to "1", and "0" either [ of near ] and "1" side Switch (SW#14) 71d-1 to "1" side or "1" side and "0" side Switch (SW#19) 71i-1 controls so that switch (SW#20) 71j-1 is connected to "1", and "0" either [ of near ] and "1" side alternately with a repeat at "1" side or "1" side and "0" side, respectively.

[0051] At this time, a switch (SW#1) 74-1, switch (SW#12) 71b-1, and switch (SW#15-SW#18) 71e-1-71h-1 may be connected to any by the side of "1" a side and "0", respectively.

[0052] When connecting with Ports c and d from the port b of the switch 71-1 in a board (b->c, d), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the "0" sides. The switch control section 82-1 in a board synchronizes with the clock of a crossbar switch 5. Switch (SW#12) 71b-1 moreover, to the "1" "0" side a side Switch (SW#15, SW#17) 71e-1 and 71g-1 to "1", and "0" either [ of near ] and "0" side It controls so that switch (SW#16, SW#18) 71f-1 and 71h-1 are connected to "0" sides or "1" side and "0" side alternately with a repeat, respectively.

[0053] At this time, a switch (SW#1) 74-1, switch (SW#11) 71a-1, switch (SW#13) 71c-1, switch (SW#14) 71d-1, switch (SW#19) 71i-1, and switch (SW#20) 71j-1 may be connected to any by the side of "1" a side and "0", respectively.

[0054] When connecting with Ports e and f from the port b of the switch 71-1 in a board (b->e, f), the

switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the "0" sides. The switch control section 82-1 in a board synchronizes with the clock of a crossbar switch 5. Switch (SW#12) 71b-1 moreover, to the "1" "0" side a side Switch (SW#15) 71e-1 to "1", and "0" either [ of near ] and "1" side Switch (SW#16) 71f-1 to "1" side or "1" side and "0" side Switch (SW#19) 71i-1 controls so that switch (SW#20) 71j-1 is connected to "1", and "0" either [ of near ] and "0" side alternately with a repeat at "0" sides or "1" side and "0" side, respectively.

[0055] At this time, a switch (SW#1) 74-1, switch (SW#11) 71a-1, switch (SW#13) 71c-1, switch (SW#14) 71d-1, switch (SW#17) 71g-1, and switch (SW#18) 71h-1 may be connected to any by the side of "1" a side and "0", respectively.

[0056] When connecting with Port a from the ports c and d of the switch 71-1 in a board (c, d->a), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the "1" side. The switch control section 82-1 in a board synchronizes with the clock of a crossbar switch 5. Switch (SW#11) 71a-1 moreover, to the "0" "1" side a side Switch (SW#13) 71c-1 to "0" sides or "1" side and "0" side Switch (SW#14) 71d-1 to "1", and "0" either [ of near ] and "0" side Switch (SW#17) 71g-1 controls so that switch (SW#18) 71h-1 is connected to "1" side or "1" side and "0" side alternately with a repeat at "1", and "0" either [ of near ] and "1" side, respectively.

[0057] At this time, a switch (SW#1) 74-1, switch (SW#12) 71b-1, switch (SW#15) 71e-1, switch (SW#16) 71f-1, switch (SW#19) 71i-1, and switch (SW#20) 71j-1 may be connected to any by the side of "1" a side and "0", respectively.

[0058] When connecting with Port b from the ports c and d of the switch 71-1 in a board (c, d->b), the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the "1" side. The switch control section 82-1 in a board synchronizes with the clock of a crossbar switch 5. Switch (SW#12) 71b-1 moreover, to the "0" "1" side a side Switch (SW#15) 71e-1 to "0" sides or "1" side and "0" side Switch (SW#16) 71f-1 to "1", and "0" either [ of near ] and "0" side Switch (SW#19) 71i-1 controls so that switch (SW#20) 71j-1 is connected to "0" sides or "1" side and "0" side alternately with a repeat at "1", and "0" either [ of near ] and "0" side, respectively.

[0059] At this time, a switch (SW#1) 74-1, switch (SW#11) 71a-1, switch (SW#13) 71c-1, switch (SW#14) 71d-1, switch (SW#17) 71g-1, and switch (SW#18) 71h-1 may be connected to any by the side of "1" a side and "0", respectively.

[0060] When connecting with the output side of the switch 71-1 in a board, the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the "0" sides.

[0061] At this time, a switch (SW#1) 74-1 and switch (SW#11-SW#20) 71a-1-71j-1 may be connected to any by the side of "1" a side and "0", respectively.

[0062] When connecting with the input side of the switch 71-1 in a board, the switch control section 82-1 in a board is controlled so that a switch (SW#2) 75-1 and a switch (SW#3) 76-1 are connected to the "1" side.

[0063] At this time, a switch (SW#1) 74-1 and switch (SW#11-SW#20) 71a-1-71j-1 may be connected to any by the side of "1" a side and "0", respectively.

[0064] When the switch 71-1 in a board is connected to the output of the buffer A group 77-1, the switch control section 82-1 in a board is controlled so that a switch (SW#1) 74-1 is connected to the "1" side.

[0065] At this time, a switch (SW#2, SW#3) 75-1, 76-1, and switch (SW#11-SW#20) 71a-1-71j-1 may be connected to any by the side of "1" a side and "0", respectively.

[0066] When the switch 71-1 in a board is connected to the output of the buffer B group 78-1, the switch control section 82-1 in a board is controlled so that a switch (SW#1) 74-1 is connected to the "0" sides.

[0067] At this time, a switch (SW#2, SW#3) 75-1, 76-1, and switch (SW#11-SW#20) 71a-1-71j-1 may be connected to any by the side of "1" a side and "0", respectively.

[0068] With reference to these drawing 1 - drawing 11, the crossbar switch equipment 1 by one

example of this invention is explained. It connects with each port of a crossbar switch 5, and the I/O board (#1-#4) 4-1 to 4-4 is using only a part for one port of a crossbar switch 5.

[0069] On the other hand, it connects with each port of a crossbar switch 5 through the crossbar switch side I/O section 6-1 to 6-4 shown in drawing 2, and the processor board 2-1, 2-2 and the memory board 3-1, and 3-2 are using a part for two ports of a crossbar switch 5.

[0070] The crossbar switch side I/O section 6-1 to 6-4 is connected to the data division 7-1 to 7-4 and the address control section 8-1 to 8-4 in each board shown in drawing 3 and drawing 4. In the crossbar switch side I/O section 6-1 to 6-4, after are vacant with a discernment bit and checking a port to the transfer request via the conventional crossbar switch, the propriety of a transfer is answered, or a transfer request is performed to the crossbar switch side address control section 61-1 to which the suitable board was connected in response to the transfer request from the connected board.

[0071] The data division 7-1 to 7-4 in each board shown in drawing 3 consist of the switch 74-1 for data distribution, 75-1, 76-1, two buffer A groups 77-1, and a buffer B group 78-1. The address control section 8-1 to 8-4 in each board shown in drawing 4 consists of an address control section 81-1 in a board, and a switch control section 82-1 in a board.

[0072] from two or more interconnect of switch 71a-1-71j-1 which shows the switch 71-1 in a board of data division 7-1 to 7-4 to drawing 5 -- becoming -- the directions from the switch control section 82-1 in a board -- being based -- each -- switch 71a-1-71j-1 is changed. Without gathering the input data to each board for every port, and the conventional board being conscious of data width of face, the buffer A group 77-1 and the buffer B group 78-1 hold data by 256-bit width of face so that data can be received.

[0073] The address control section 81-1 in a board of the address control section 8-1 to 8-4 As shown in drawing 9, the address line and the discernment bit line (Sa, Sb) to a crossbar switch 5, Conventionally which are indicated to be a and b port discernment line to drawing 40 The signal line to the controller 22-1 of equipment, The signal line for data incorporation timing to the buffer A group 77-1 and the buffer B group 78-1, It connects with the 128-bit buffer 72-1 of the preceding paragraph, and the signal line for data incorporation timing of 73-1 conventionally at the signal line for data incorporation timing to the input buffer 23-1 of equipment, respectively.

[0074] The address control section 81-1 in a board updates a discernment bit in response to the transfer request from the controller 22-1 of equipment conventionally, and performs a transfer request to a crossbar switch 5 side. Moreover, the address control section 81-1 in a board recognizes the width of face and the port of data which are transmitted from the information on a discernment bit in response to the transfer request from a crossbar switch 5 side, incorporates data to the buffer A group 77-1 and the buffer B group 78-1, and transmits the data to the timing of the opening of the data I/O section of equipment conventionally.

[0075] The switch control section 82-1 in a board will direct by changing to a required switch with reference to the content shown in drawing 11, if the directions from the address control section 81-1 in a board are received.

[0076] If drawing 7 is referred to, the configuration of the address control section 61-1 in the crossbar switch side I/O section 6-1 shown in drawing 2 is shown, and the address control section 61-1 consists of controller 61a-1, (Memory A) 61b-1, and (Memory B) 61c-1.

[0077] (Memory A) 61b-1 becomes a means for getting to know whether the configuration environment of the crossbar switch equipment 1 whole is memorized, and [referring to drawing 8 (a)] and the corresponding communications partner have the possibility of a 256-bit width-of-face transfer. In case (Memory B) 61c-1 memorizes a partner's board name and port name under communication link now and it transmits the signal of [refer to drawing 8 (b)] and the address line, it is referred to.

[0078] If drawing 9 is referred to, the detailed configuration of the address control section 81-1 in a board shown in drawing 4 is shown, and the address control section 81-1 in a board consists of controller 81a-1, (Memory C) 81b-1, (Memory D) 81c-1, and counter 81d-1-81g-1.

[0079] (Memory C) 81b-1 becomes a means for controller 81a-1 to get to know that from which the value in front of 1 clock of the discernment bits Sa and Sb was held, and the value changed with [refer to

drawing 10 (a)] and an applicable clock.

[0080] (Memory D) 81c-1 the contents AA1, AA2, AA3, and AA4 of an address signal sent with the data of the buffer A group 77-1 of data division 7-1, and the buffer B group 78-1, ..., AB1, AB2, AB3 and AB4, and .. simultaneous -- sending -- having had -- data -- specifying -- record -- NAA -- one -- NAA -- two -- NAA -- three -- NAA -- four .... NAB -- one -- NAB -- two -- NAB -- three -- NAB -- four .. holding -- [-- drawing 10 -- (- b --) -- reference --].

[0081] Counter 81d-1-81g-1 shows the data of which offer the data of what position of a block in the data input section of equipment conventionally with whether close is, respectively to the buffer A group 77-1 and the buffer B group 78-1.

[0082] When sending the clock for data incorporation to the buffer A group 77-1 and the buffer B group 78-1, this Count-up directions are outputted to counter 81d-1 which corresponds simultaneously, and 81f-1. When sending data incorporation directions to the buffer of the data input section of equipment conventionally Simultaneously, output count-down directions to counter 81d-1 and 81f-1, and count-up directions are outputted to counter 81e-1 and 81g-1, respectively. It realizes by sending zero reset directions to counter 81e-1 and 81g-1 conventionally with data incorporation directions of the last of the block data to the buffer of the data input section of equipment.

[0083] Drawing 12 - drawing 15 are flow charts which show the actuation of the crossbar switch side address control section 61-1 shown in drawing 2 and drawing 7, and drawing 16 - drawing 23 are flow charts which show the actuation of the address control section 81-1 in a board shown in drawing 4 and drawing 9.

[0084] With reference to these drawing 1 - drawing 23, actuation of the crossbar switch equipment 1 by one example of this invention is explained. In addition, performing the program of the control memory which each control section does not illustrate can also be realized, and actuation of the above-mentioned flow chart has usable ROM (read-only memory) etc. as a control memory.

[0085] Drawing 12 - drawing 15 show actuation in case the processor board 2-1 by which direct continuation was carried out to the crossbar switch side address control section 61-1 performs a transfer request. In this case, the crossbar switch side address control section 61-1 will check the empty situation of the port of a self-circuit with reference to a discernment bit, if the processor board 2-1 connected is a 256-bit board when a transfer request is received through the address line from the address control section 81-1 in a board of the address control section 81-1 of the processor board 2-1 (drawing 12 step S1) (drawing 12 step S2) (drawing 12 step S3).

[0086] If 256 bits of ports of a crossbar switch 5 are securable (drawing 12 step S4) (i.e., if two ports of the crossbar switch 5 to which the crossbar switch side I/O section 6-1 is connected are securable), the crossbar switch side address control section 61-1 will check the maximum data width of face of a communications partner with reference to (Memory A) 61b-1 (drawing 12 step S5).

[0087] The crossbar switch side address control section 61-1 will send a transfer request to the two address lines corresponding to the ports a and b of a communications partner, if the maximum data width of face of the communications partner is 256-bit width of face (drawing 12 step S6) (drawing 12 step S7), and if it is 128 bits, it will send a transfer request to the address line (1) corresponding to the port of a communications partner (drawing 12 step S12).

[0088] The crossbar switch side address control section 61-1 will relay the signal to the address control section 81-1 in a board of the processor board 2-1, if Transfer O.K. comes on the contrary from both two address lines (drawing 12 step S8). The crossbar switch side address control section 61-1 relays a signal in the path same till transfer termination henceforth (drawing 12 step S9).

[0089] On the other hand, the crossbar switch side address control section 61-1 changes the discernment bit corresponding to one of ports into "0" by the approach decided beforehand, when there is transfer O.K. only from the one address line (drawing 14 step S18) (drawing 14 step S19).

[0090] A discernment bit secures the near path of "1" and the crossbar switch side address control section 61-1 relays a transfer O.K. signal to the address control section 81-1 in a board of the processor board 2-1 (drawing 14 step S20).

[0091] In this case, the crossbar switch side address control section 61-1 records the path and phase hand

information which were secured to (Memory B) 61c-1 (drawing 14 step S20). Henceforth, with reference to the path and phase hand information which were recorded on (Memory B) 61c-1, it checks about the signal from the address control section 81-1 in a board, and if it is a signal from the same communications partner, the junction of the signal will be continued till transfer termination (drawing 14 step S21). In addition, if the crossbar switch side address control section 61-1 becomes transfer termination, it will eliminate the path information on (Memory B) 61c-1 simultaneously (drawing 14 step S22).

[0092] The crossbar switch side address control section 61-1 relays the signal to the address control section 81-1 in a board of the processor board 2-1, when a transfer failure comes on the contrary from both address lines (drawing 14 step S23) (drawing 14 step S24).

[0093] On the other hand, if the port of the processor board 2-1 can secure only 128-bit width of face (drawing 12 step S10), the crossbar switch side address control section 61-1 is chosen by the approach which was able to determine the one address line of a partner beforehand, and sends a transfer request (drawing 12 step S11).

[0094] If Transfer O.K. comes on the contrary to the transfer request (drawing 14 step S18), the crossbar switch side address control section 61-1 will secure a path like the above (drawing 14 step S20), and will relay Transfer O.K. to the address control section 81-1 in a board of the processor board 2-1 (drawing 14 step S21).

[0095] Also in this case, the crossbar switch side address control section 61-1 records the path and phase hand information which were secured to (Memory B) 61c-1 (drawing 14 step S20). Henceforth, with reference to the path and phase hand information which were recorded on (Memory B) 61c-1, it checks about the signal from the address control section 81-1 in a board, and if it is a signal from the same communications partner, the junction of the signal will be continued till transfer termination (drawing 14 step S21). In addition, if the crossbar switch side address control section 61-1 becomes transfer termination, it will eliminate the path information on (Memory B) 61c-1 simultaneously (drawing 14 step S22).

[0096] The crossbar switch side address control section 61-1 relays the signal to the same address control section 81-1 in a board, also when a transfer failure comes on the contrary (drawing 14 step S23) (drawing 14 step S24).

[0097] When the port of the processor board 2-1 is not 256 bits (drawing 12 step S2), the crossbar switch side address control section 61-1 relays the signal of a transfer request to the address line according to the data width of face of a communications partner with reference to (Memory A) 61b-1 (drawing 13 step S13).

[0098] The crossbar switch side address control section 61-1 will relay Transfer O.K. to the address control section 81-1 in a board of the processor board 2-1 like the above, if Transfer O.K. comes on the contrary to the transfer request (drawing 13 step S14). Henceforth, the crossbar switch side address control section 61-1 continues the junction of the signal till transfer termination (drawing 13 step S15).

[0099] The crossbar switch side address control section 61-1 relays the signal to the same address control section 81-1 in a board, also when a transfer failure comes on the contrary (drawing 13 step S16) (drawing 13 step S17).

[0100] As for drawing 15, the crossbar switch side address control section 61-1 shows actuation of a carrier beam case for the transfer request from the crossbar switch 5 side. In this case, the crossbar switch side address control section 61-1 will check the empty situation of the port of a self-circuit with reference to a discernment bit, if a transfer request is received from a crossbar switch 5 side (drawing 15 step S31) (drawing 15 step S32).

[0101] If the processor board 2-1 to which the crossbar switch side address control section 61-1 is connected is a 256-bit board (drawing 15 step S33), a transfer request will judge whether it came from the two address lines (drawing 15 step S34).

[0102] It investigates whether the crossbar switch side address control section 61-1 can secure the port of a transfer request, if the transfer request is coming from the two address lines (drawing 15 step S35). If reservation of the port of a transfer request is possible for the crossbar switch side address control

section 61-1, by both changing the discernment bits Sa and Sb into "1", it will secure (drawing 15 step S36), and Transfer O.K. will be returned through the address line corresponding to the secured discernment bit (drawing 15 step S37).

[0103] The crossbar switch side address control section 61-1 transmits a transfer request to the address control section 81-1 in a board (drawing 15 step S38), a transfer path and partner information are memorized to (Memory B) 61c-1, and henceforth, with reference to the content of (Memory B) 61c-1, if the signal from the applicable address line is a signal from an applicable port, it will relay this to the address control section 81-1 in a board (drawing 15 step S39).

[0104] At this time, the address control section 81-1 in a board is an address signal from the data transfer point of a port, when 1-bit a and b port discernment line are "0", and it identifies that it is an address signal from the data transfer point of b port at the time of "1".

[0105] The crossbar switch side address control section 61-1 clears the content of (Memory B) 61c-1 after transfer termination, and the discernment bit changed into "1" is returned (drawing 15 step S40).

[0106] If the processor board 2-1 connected is vacant as for (the drawing 15 step S33) and a corresponding port on the 128-bit board (drawing 15 step S41), the crossbar switch side address control section 61-1 will relay a transfer request as it is, and will relay and return the answerback to the empty situation of equipment conventionally (drawing 15 step S42). Henceforth, the crossbar switch side address control section 61-1 performs the same actuation as the above (drawing 15 steps S38-S40).

[0107] If the corresponding port is not vacant (drawing 15 step S41), if the port is not vacant while the transfer request is not coming from the two address lines (drawing 15 steps S34 and S43), or if the crossbar switch side address control section 61-1 cannot secure the port of a transfer request (drawing 15 step S44), it returns a transfer failure in a path with a transfer request (drawing 15 step S47).

[0108] One crossbar switch side address control section 61-1 will change the discernment bit corresponding to an empty port into "1", if the port of a transfer request can be secured when a transfer request does not come from the two address lines (drawing 15 step S43), or if the port of a transfer request can secure while the transfer request is coming from the two address lines (drawing 15 step S44) (drawing 15 step S45).

[0109] The crossbar switch side address control section 61-1 returns Transfer O.K. using the address line corresponding to the secured port (drawing 15 step S46), and performs the same actuation as the above henceforth (drawing 15 steps S38-S40).

[0110] Actuation of the address control section 81-1 (not mounted in the 128-bit board) in a board of the address controller section 8-1 of processor board 2- is shown in drawing 16 - drawing 23. In this case, if a transfer request is received from the controller 22-1 (refer to drawing 40) of equipment conventionally by which direct continuation was carried out (drawing 16 step S51), the address control section 81-1 in a board will check that the ports c and d of the switch 71-1 in a board of the data division 7-1 of the processor board 2-1 are not used, and will relay a transfer request as it is (drawing 16 step S52). When used, a transfer failure is returned to a controller 22-1.

[0111] Then, if the address control section 81-1 in a board receives the advice of transfer O.K. from the destination, and checks a discernment bit (drawing 17 steps S61 and S62) and a 256-bit band can be secured If it is Sa=1 and Sb=1 (drawing 17 step S63), to the switch control section 82-1 in a board so that data can be directly sent out to this namely, a path That is, reservation of c->a and a d->b path and modification for a switch (SW#2, #3) 75-1 and the sending-area path of 76-1 are directed (drawing 17 step S64).

[0112] Then, the address control section 81-1 in a board transmits the clock of a crossbar switch 5 to the output buffer 24-1 (refer to drawing 40) of equipment conventionally, and enables sending out of a \*\* clock and new data on a crossbar switch 5 (drawing 17 step S65).

[0113] The address control section 81-1 in a board relays the address-line signal from a controller 22-1 as it is till the completion of a transfer (drawing 17 step S66), and returns the discernment bits Sa and Sb to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (drawing 17 step S67).

[0114] The address control section 81-1 in a board will direct to operate in the mode which changes a

path to the switch control section 82-1 in a board for every clock so that data can be sent in an order from c and d, if only 128 bits of bands are securable (drawing 17 step S68) (i.e., if discernment bits are Sa=1 and Sb=0), or if discernment bits are Sa=0 and Sb=1 (drawing 18 step S74).

[0115] When discernment bits are Sa=1 and Sb=0, the address control section 81-1 in a board directs reservation of a c->a path, and modification to a switch (SW#2, #3) 75-1 and the sending area of 76-1 to the switch control section 82-1 in a board (drawing 17 step S69).

[0116] Henceforth, it is directed to the switch control section 82-1 in a board that the address control section 81-1 in a board changes the path of c->a, and the path of d->a for every clock of a crossbar switch 5 (drawing 17 step S70). The address control section 81-1 in a board transmits the clock of a crossbar switch 5 to the output buffer 24-1 of equipment once conventionally at 2 times, and enables sending out of data new once on a crossbar switch 5 at two clocks (drawing 17 step S71).

[0117] The address control section 81-1 in a board relays the address-line signal from a controller 22-1 as it is till the completion of a transfer (drawing 17 step S72), and returns the discernment bit Sa to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (drawing 17 step S73).

[0118] When discernment bits are Sa=0 and Sb=1, the address control section 81-1 in a board directs reservation of a c->b path, and modification to a switch (SW#2, #3) 75-1 and the sending area of 76-1 to the switch control section 82-1 in a board (drawing 18 step S75).

[0119] Henceforth, it is directed to the switch control section 82-1 in a board that the address control section 81-1 in a board changes the path of c->b, and the path of d->b for every clock of a crossbar switch 5 (drawing 18 step S76). The address control section 81-1 in a board transmits the clock of a crossbar switch 5 to the output buffer 24-1 of equipment once conventionally at 2 times, and enables sending out of data new once on a crossbar switch 5 at two clocks (drawing 18 step S77).

[0120] The switch control section 82-1 in a board relays the address-line signal from a controller 22-1 as it is till the completion of a transfer (drawing 18 step S78), and returns the discernment bit Sb to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (drawing 18 step S79).

[0121] If the address control section 81-1 in a board cannot secure the above-mentioned band, it relays a transfer failure to the controller 22-1 of equipment conventionally, and leaves resending etc. to equipment conventionally (drawing 18 step S80).

[0122] As for drawing 19 - drawing 23, the address control section 81-1 in a board shows actuation of a carrier beam case for the transfer request from the controller 22-1 of equipment conventionally via the crossbar switch 5. In this case, the address control section 81-1 in a board investigates the discernment bit which changed to "1" compared with 1 clock front with reference to (Memory C) 81b-1 (drawing 19 steps S91 and S92), and recognizes the port to which data are sent.

[0123] The address control section 81-1 in a board chooses the usable buffer A group 77-1 or the buffer B group 78-1 which becomes clear from this information and the check of a path in use, and directs a suitable path to the switch control section 82-1 in a board.

[0124] At this time, when 128 bits of data are sent at a time, it is sending a clock to the buffer 72-1, 73-1 and the buffer A group 77-1, or the buffer B group 78-1 of the preceding paragraph by turns, and step is kept with 256-bit data and it memorizes in the buffer A group 77-1 or the buffer B group 78-1.

[0125] In parallel to this, on the other hand, in order that the address control section 81-1 in a board may make the controller 22-1 by which direct continuation is carried out receive data, a transfer request is sent out. A transfer request is repeated when a controller 22-1 cannot receive data for data from another buffer group because of the transfer middle class.

[0126] When Transfer O.K. comes on the contrary, the address control section 81-1 in a board makes a switch (SW#1) 74-1 changed to an applicable buffer side, starts the clock sending to the input buffer 23-1 (refer to drawing 40) of equipment conventionally simultaneously, and makes the data in a buffer incorporate. However, this clock is sent only when 256-bit data exist in an applicable buffer, referring to counter 81d-1-81g-1.

[0127] The actuation which sends a control signal is shown in a buffer below from the address control

section 81-1 in a board when storing data in the buffer of data division 7-1. When data are transmitted by the transfer partner and 256-bit width of face, the address control section 81-1 in a board sends a data incorporation signal to the 128-bit buffer of an applicable buffer group and the preceding paragraph synchronizing with the clock by the side of a crossbar switch 5. Simultaneously, the direction where counter 81d-1 of the address control section 81-1 in a board or counter 81e-1 correspond either is counted up.

[0128] Similarly, when having received data by 128 bits, the address control section 81-1 in a board is incorporated to the preceding paragraph buffer which corresponds to the timing of 128 bits of low order received first. Directions Delivery, While sending a signal to an applicable buffer group to the following clock timing by the side of a crossbar switch 5 and depressing old data In accordance with 128 bits of high orders which are directly visible through the switch 71-1 in a board, and the data for 128 bits of low order which a preceding paragraph buffer has, it incorporates as new data. Simultaneously, the direction where counter 81d-1 of the address control section 81-1 in a board or counter 81e-1 correspond is counted up.

[0129] Conventionally by which direct continuation was carried out from the buffer of data division 7-1, data transfer to the data input section of equipment is performed, after the address control section 81-1 in a board by which direct continuation was carried out receives the signal of the transfer O.K. from the controller 22-1 to an applicable data block.

[0130] With reference to counter 81d-1-81g-1, this data transfer sends conventionally the usual clock signal defined beforehand to the clock line of the buffer of the data input section of equipment, when 256-bit data are stored in the buffer group. When there are no 256-bit data in the buffer group, transfer of a clock signal is shelved.

[0131] Namely, when the address control section 81-1 in a board has transmitted data by the transfer partner and 256-bit width of face, That is, when the discernment bit is changing with Sa=0 ->1 and Sb=0 ->1 (drawing 19 step S93), Reservation of a->c and a b->d path and modification for a switch (SW#2, #3) 75-1 and the sending-area path of 76-1 are directed to the switch control section 82-1 in a board (drawing 19 step S94).

[0132] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer A group 77-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 of equipment is O.K. conventionally (drawing 19 step S95) (drawing 19 step S96). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer A group 77-1 of (Memory D) 81c-1, if the transfer request to the controller 22-1 of equipment is NG conventionally (drawing 19 step S95) (drawing 19 step S99).

[0133] The address control section 81-1 in a board relays address information AA<sub>n</sub> to corresponding data and coincidence conventionally at the controller 22-1 of equipment with reference to Record NA<sub>n</sub> (n= 1, 2, 3 and 4, ....) and the clock signal of (Memory D) 81c-1, and transmits the clock of a crossbar switch 5 of operation to the input buffer 23-1 of each time and conventional equipment as it is (drawing 19 step S97). The address control section 81-1 in a board returns the discernment bits Sa and Sb to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (drawing 19 step S98).

[0134] Moreover, the address control section 81-1 in a board checks the connection path of Port b, when data are transmitted by the transfer partner and 128-bit width of face (drawing 20 step S100) (i.e., when the discernment bit is changing with Sa=0 ->1) (drawing 20 step S101).

[0135] The address control section 81-1 in a board will direct to change into reservation of a->e and f path to the switch control section 82-1 in a board, if Port b is connected to the buffer A group 77-1 (drawing 20 step S102) (drawing 20 step S103).

[0136] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer B group 78-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 of equipment is O.K. conventionally (drawing 20 step S104) (drawing 20 step S105). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer B group 78-1 of (Memory D) 81c-1, if the transfer request to the controller 22-1

of equipment is NG conventionally ( drawing 20 step S104) ( drawing 20 step S109).

[0137] If the address control section 81-1 in a board has data of 256-bit width of face in the buffer B group 78-1 ( drawing 20 step S106) Record NABn (n= 1, 2, 3 and 4, ....) and the clock signal of (Memory D) 81c-1 are referred to. Address information ABn is conventionally relayed to corresponding data and coincidence at the controller 22-1 of equipment, and the clock of a crossbar switch 5 of operation is transmitted to the input buffer 23-1 of each time and conventional equipment as it is ( drawing 20 step S107). The address control section 81-1 in a board returns the discernment bit Sa to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 ( drawing 20 step S108).

[0138] The address control section 81-1 in a board directs reservation of a->c and d path, and modification for a switch (SW#2, #3) 75-1 and the sending-area path of 76-1 to the switch control section 82-1 in a board, if Port b is not connected to the buffer A group 77-1 ( drawing 20 step S102) ( drawing 22 step S119).

[0139] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer A group 77-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 of equipment is O.K. conventionally ( drawing 22 step S120) ( drawing 22 step S121). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer A group 77-1 of (Memory D) 81c-1, if the transfer request to the controller 22-1 of equipment is NG conventionally ( drawing 22 step S120) ( drawing 22 step S125).

[0140] If the address control section 81-1 in a board has data of 256-bit width of face in the buffer A group 77-1 ( drawing 22 step S122) Record NAAn (n= 1, 2, 3 and 4, ....) and the clock signal of (Memory D) 81c-1 are referred to. Address information AAn is conventionally relayed to corresponding data and coincidence at the controller 22-1 of equipment, and the clock of a crossbar switch 5 of operation is transmitted to the input buffer 23-1 of each time and conventional equipment as it is ( drawing 22 step S123). The address control section 81-1 in a board returns the discernment bit Sa to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 ( drawing 22 step S124).

[0141] The address control section 81-1 in a board will direct to change into reservation of a->e and f path to the switch control section 82-1 in a board, if Port a is connected to the buffer A group 77-1 when data are transmitted by the transfer partner and 128-bit width of face ( drawing 21 step S110) (i.e., when the discernment bit is changing with Sb=0 ->1) ( drawing 21 step S111) ( drawing 21 step S112).

[0142] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer B group 78-1 to the switch control section 82-1 in a board, if the transfer request to the controller 22-1 of equipment is O.K. conventionally ( drawing 21 step S113) ( drawing 21 step S114). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer B group 78-1 of (Memory D) 81c-1, if the transfer request to the controller 22-1 of equipment is NG conventionally ( drawing 21 step S113) ( drawing 21 step S118).

[0143] If the address control section 81-1 in a board has data of 256-bit width of face in the buffer B group 78-1 ( drawing 21 step S115) Record NABn (n= 1, 2, 3 and 4, ....) and the clock signal of (Memory D) 81c-1 are referred to. Address information ABn is conventionally relayed to corresponding data and coincidence at the controller 22-1 of equipment, and the clock of a crossbar switch 5 of operation is transmitted to the input buffer 23-1 of each time and conventional equipment as it is ( drawing 21 step S116). The address control section 81-1 in a board returns the discernment bit Sb to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 ( drawing 21 step S117).

[0144] The address control section 81-1 in a board directs reservation of a->c and d path, and modification for a switch (SW#2, #3) 75-1 and the sending-area path of 76-1 to the switch control section 82-1 in a board, if Port a is not connected to the buffer A group 77-1 ( drawing 21 step S111) ( drawing 23 step S126).

[0145] The address control section 81-1 in a board will direct to change a switch (SW#1) 74-1 to the buffer A group 77-1 to the switch control section 82-1 in a board, if the transfer request to the controller

22-1 of equipment is O.K. conventionally (drawing 23 step S127) (drawing 23 step S128). The address control section 81-1 in a board will accumulate the transfer request of the address line in the buffer for the addresses for buffer A group 77-1 of (Memory D) 81c-1, if the transfer request to the controller 22-1 of equipment is NG conventionally (drawing 23 step S127) (drawing 23 step S132).

[0146] If the address control section 81-1 in a board has data of 256-bit width of face in the buffer A group 77-1 (drawing 23 step S129) Record NAA<sub>n</sub> (n= 1, 2, 3 and 4, ....) and the clock signal of (Memory D) 81c-1 are referred to. Address information AAn is conventionally relayed to corresponding data and coincidence at the controller 22-1 of equipment, and the clock of a crossbar switch 5 of operation is transmitted to the input buffer 23-1 of each time and conventional equipment as it is (drawing 23 step S130). The address control section 81-1 in a board returns the discernment bit S<sub>b</sub> to "0" taking advantage of the completion signal of a transfer having been sent from the controller 22-1 (drawing 23 step S131).

[0147] Drawing 24 is drawing in which showing a division in the case of the data transfer in the crossbar switch equipment 1 by one example of this invention. In drawing, C1 shows the case where a 256-bit band can be secured in case 256-bit data are transmitted to a 256-bit port, C2 shows the case where a 128-bit band can be secured in case 256-bit data are transmitted to a 256-bit port, and in case C3 transmits 256-bit data to a 256-bit port, it shows the case where a band is not securable.

[0148] C4 shows the case where a 128-bit band can be secured in case 128-bit data are transmitted to a 256-bit port, and in case C5 transmits 128-bit data to a 256-bit port, it shows the case where a band is not securable.

[0149] C6 shows the case where a 128-bit band can be secured in case 256-bit data are transmitted to a 128-bit port, and in case C7 transmits 256-bit data to a 128-bit port, it shows the case where a band is not securable.

[0150] C8 shows the case where a 128-bit band can be secured in case 128-bit data are transmitted to a 128-bit port, and in case C9 transmits 128-bit data to a 128-bit port, it shows the case where a band is not securable.

[0151] In case drawing 25 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is drawing showing actuation of a requestor side when a 256-bit band is securable (in the case of C1), and in case drawing 26 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is drawing showing the actuation by the side of supply when a 256-bit band is securable (in the case of C1).

[0152] In case drawing 27 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is drawing showing actuation of a requestor side when a 128-bit band is securable (in the case of C2), and in case drawing 28 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is drawing showing the actuation by the side of supply when a 128-bit band is securable (in the case of C2).

[0153] In case drawing 29 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is drawing showing actuation of a requestor side when a band is not securable (in the case of C3), and in case drawing 30 transmits the 256-bit data based on one example of this invention to a 256-bit port, it is drawing showing the actuation by the side of supply when a band is not securable (in the case of C3).

[0154] In case drawing 31 transmits the 128-bit data based on one example of this invention to a 256-bit port, it is drawing showing actuation of a requestor side when a 128-bit band is securable (in the case of C4), and in case drawing 32 transmits the 128-bit data based on one example of this invention to a 256-bit port, it is drawing showing the actuation by the side of supply when a 128-bit band is securable (in the case of C4).

[0155] In case drawing 33 transmits the 128-bit data based on one example of this invention to a 256-bit port, it is drawing showing actuation of a requestor side when a band is not securable (in the case of C5), and in case drawing 34 transmits the 128-bit data based on one example of this invention to a 256-bit port, it is drawing showing the actuation by the side of supply when a band is not securable (in the case of C5).

[0156] In case drawing 35 transmits the 256-bit data based on one example of this invention to a 128-bit port, it is drawing showing actuation of a requestor side when a 128-bit band is securable (in the case of C6), and in case drawing 36 transmits the 256-bit data based on one example of this invention to a 128-bit port, it is drawing showing the actuation by the side of supply when a 128-bit band is securable (in the case of C6).

[0157] In case drawing 37 transmits the 256-bit data based on one example of this invention to a 128-bit port, it is drawing showing actuation of a requestor side when a band is not securable (in the case of C7), and in case drawing 38 transmits the 256-bit data based on one example of this invention to a 128-bit port, it is drawing showing the actuation by the side of supply when a band is not securable (in the case of C7).

[0158] With reference to these drawing 1 - drawing 11 and drawing 24 - drawing 38, the data transfer using the crossbar switch equipment 1 by one example of this invention is explained. In addition, in the case of C8 and C9 which are shown in drawing 24, it is the conventionally same environment as equipment, and since it is obvious, the actuation is not explained especially.

[0159] First, in case 256-bit data are transmitted to a 256-bit port, when a 256-bit band can be secured (in the case of C1), If there is a transfer request from the controller 22-1 of equipment conventionally when the discernment bits Sa and Sb are "0" in both requestor sides (processing C 1-1) The address control section 81-1 in a board makes the discernment bits Sa and Sb both "1", and sends out a transfer request (processing C 1-2 ( $Sa=0 \rightarrow 1, Sb=0 \rightarrow 1$ )). Here, in both supply sides, the discernment bits Sa and Sb are "0" at processing C-1 and the time of C-2.

[0160] Then, the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request to the two address lines of a communications partner, if the discernment bits Sa and Sb become both "1." The crossbar switch side address control section 61-1 by the side of supply detects the transfer request of the two address lines. At this time, in a requestor side, the discernment bits Sa and Sb are "1" and supply sides, and are "0" (processing C 1-3).

[0161] Since the discernment bits Sa and Sb are "0", both the crossbar switch side address control sections 61-1 by the side of supply answer Transfer O.K. to both two address lines, both set the discernment bits Sa and Sb to "1" ( $Sa=0 \rightarrow 1, Sb=0 \rightarrow 1$ ) simultaneously, and send out a transfer request to a board. Then, the address control section 81-1 in a board by the side of supply directs routing of a->c and b->d to the switch control section 82-1 in a board (processing C 1-4).

[0162] The address control section 81-1 in a board by the side of supply transmits a transfer request to the controller 22-1 of equipment conventionally. If Transfer O.K. is checked from both two address lines, the crossbar switch side address control section 61-1 of a requestor side will both consider the discernment bits Sa and Sb as as [ "1" ], and will transmit Transfer O.K. to a board (processing C 1-5).

[0163] The switch control section 82-1 in a board of a requestor side directs routing of a->c and b->d to the switch control section 82-1 in a board, and directs to make a switch (SW#2, SW#3) 75-1 and 76-1 into a sending area (processing C 1-6).

[0164] The switch control section 82-1 in a board of a requestor side sends out data, if directed setting out is performed. The switch control section 82-1 in a board by the side of supply receives the sent data by the buffer A group 77-1 (processing C 1-7).

[0165] The data input section of equipment incorporates the address control section 81-1 in a board by the side of supply conventionally from a buffer group, and it does not have inner data, or checks incorporation termination (processing C 1-8).

[0166] The address control section 81-1 in a board by the side of supply sends the address to the controller of equipment conventionally after a check. The crossbar switch side address control section 61-1 directs to set a switch (SW#1) 74-1 as the buffer A group 77-1 (processing C 1-9).

[0167] The address control section 81-1 in a board of a requestor side returns the discernment bits Sa and Sb to "0" after the completion of sending out ( $Sa=1 \rightarrow 0, Sb=1 \rightarrow 0$ ), and the address control section 81-1 in a board by the side of supply returns the discernment bits Sa and Sb to "0" after the completion of a transfer (refer to drawing 25 and drawing 26). ( $Sa=1 \rightarrow 0, Sb=1 \rightarrow 0$ ) (processing C 1-10)

[0168] In case 256-bit data are transmitted to a 256-bit port, when a 128-bit band can be secured (in the

case of C2), a requestor-side and supply side performs the above-mentioned processing C 1-1 - C 1-3. [0169] After that, the crossbar switch side address control section 61-1 by the side of supply answers Transfer O.K. to the address line of the side which recognizes and is vacant in seeing the discernment bits Sa and Sb and Port a or Port b using it, sets to "1" (Sa=0 ->1 or Sb=0 ->1) the discernment bits Sa and Sb which correspond simultaneously, and sends out a transfer request to a board (processing C 2-1). [0170] The address control section 81-1 in a board by the side of supply directs to secure the path to a buffer group securable from the port secured to the switch control section 82-1 in a board. If Transfer O.K. is checked from one side of the two address lines, the crossbar switch side address control section 61-1 of a requestor side will set to "0" the discernment bits Sa and Sb of the direction to which Transfer O.K. did not come (0 1-> 1, 1->0, or 1), and will transmit Transfer O.K. to a board (processing C 2-2). [0171] The address control section 81-1 in a board of a requestor side transmits Transfer O.K. to the controller 22-1 of equipment conventionally, and directs to make a switch (SW#2, SW#3) 75-1 and 76-1 the switch control section 82-1 in a board at a sending area (processing C 2-3). [0172] The switch control section 82-1 in a board of a requestor side is c->a to the switch control section 82-1 in a board, or b, d->a or Routing of b is directed and new data are conventionally required once of two clocks at the output section of equipment. A transfer request is conventionally transmitted to the controller 22-1 of equipment, the switch control section 82-1 in a board switches switch (SW#11) 71a-1 or switch (SW#12) 71b-1 for every clock, and the address control section 81-1 in a board by the side of supply secures the path which sends data to the high order lower bit of a buffer group in order (processing C 2-4). [0173] The switch control section 82-1 in a board of a requestor side sends out data, if directed setting out is performed. The switch control section 82-1 in a board by the side of supply receives the sent data by the buffer A group 77-1 or the buffer B group 78-1 (processing C 2-5). Henceforth, a requestor-side and supply side performs the above-mentioned processing C 1-8 - C 1-10 (refer to drawing 27 and drawing 28). [0174] In case 256-bit data are transmitted to a 256-bit port, when a band cannot be secured (in the case of C3), a requestor-side and supply side performs the above-mentioned processing C 1-1 - C 1-3. [0175] After that, the crossbar switch side address control section 61-1 by the side of supply recognizes that see the discernment bits Sa and Sb and Port a and Port b are using it, and answers a band secured improper signal (processing C 3-1). [0176] The crossbar switch side address control section 61-1 of a requestor side transmits a band secured improper signal to a board as it is, and sets both the discernment bits Sa and Sb to "0" (processing C 3-2). (Sa=1 ->0, Sb=1 ->0) [0177] The address control section 81-1 in a board of a requestor side transmits a band secured improper signal to the controller 22-1 of equipment as it is conventionally (processing C 3-3). Henceforth, he leaves it to the resending demand of the controller 22-1 of conventional equipment. When the cause of resending in equipment receipt-side is taking out conventionally, it is requiring even the controller 22-1 of the conventional equipment by the side of receipt, and is usable with the method (refer to drawing 29 and drawing 30). [0178] In case 128-bit data are transmitted to a 256-bit port, when a 128-bit band can be secured (in the case of C4), the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request to either of the two address lines by the side of receipt from the only address line. The crossbar switch side address control section 61-1 by the side of supply detects one transfer request of the two address lines (processing C 4-1). [0179] The discernment bit of the side which checks that the crossbar switch side address control section 61-1 by the side of supply saw the discernment bits Sa and Sb, and Port a and either of the b are vacant as for it at least, and replies Transfer O.K. from the address line of vacant one of ports is set to "1" (processing C 4-2). [0180] If Transfer O.K. is checked from one side of the two address lines, the crossbar switch side address control section 61-1 of a requestor side will transmit Transfer O.K. to a board, and will change the data receiver's address into a port with an answer henceforth. The address control section 81-1 in a

board transmits Transfer O.K. to the controller 22-1 of equipment as it is conventionally (processing C 4-3).

[0181] Then, in a supply side, the above-mentioned processing C 2-2 - C 2-5, and C 1-8 to 1-10 are performed. Moreover, in a requestor side, if processing C 4-3 is performed, the signal and data from a controller 22-1 of conventional equipment will be outputted as it is henceforth (refer to drawing 31 and drawing 32).

[0182] In case 128-bit data are transmitted to a 256-bit port, when a band cannot be secured (in the case of C5), the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request to one address line of the receipt sides from the only address line. The crossbar switch side address control section 61-1 by the side of supply detects one transfer request of the two address lines (processing C 5-1).

[0183] The crossbar switch side address control section 61-1 by the side of supply recognizes that see the discernment bits Sa and Sb and Port a and Port b are using it, and answers a band secured improper signal (processing C 5-2).

[0184] The crossbar switch side address control section 61-1 of a requestor side transmits a band secured improper signal to a board as it is (processing C 5-3). Henceforth, he leaves it to the resending demand of the controller 22-1 of conventional equipment. When the cause of resending in equipment receipt-side is taking out conventionally, it is requiring even the controller 22-1 of the conventional equipment by the side of receipt, and is usable with the method (refer to drawing 33 and drawing 34).

[0185] In case 256-bit data are transmitted to a 128-bit port, when a 128-bit band can be secured (in the case of C6), the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request to either of the two address lines. The crossbar switch side address control section 61-1 by the side of supply detects a transfer request from the address line (processing C 6-1).

[0186] The crossbar switch side address control section 61-1 by the side of supply replies Transfer O.K. to the address line in a sender's port. The crossbar switch side address control section 61-1 of a requestor side will transmit Transfer O.K. to a board, if Transfer O.K. is checked from the address line (processing C 6-2).

[0187] Then, in a requestor side, the above-mentioned processing C 2-3 - C 2-5, and C 1-8 to 1-10 are performed. Moreover, in a supply side, if processing C 6-2 is performed, a signal and data will be henceforth inputted into the controller 22-1 of conventional equipment conventionally as it is at equipment (refer to drawing 35 and drawing 36).

[0188] In case 256-bit data are transmitted to a 128-bit port, when a band cannot be secured (in the case of C7), the crossbar switch side address control section 61-1 of a requestor side sends out a transfer request from either of the two address lines. The crossbar switch side address control section 61-1 by the side of supply detects a transfer request from the address line (processing C 7-1).

[0189] The crossbar switch side address control section 61-1 by the side of supply replies a band secured improper signal to the address line with a sender's port. The crossbar switch side address control section 61-1 of a requestor side will transmit a band secured improper signal to a board, if a band secured improper signal is checked from the address line (processing C 7-2).

[0190] Henceforth, he leaves it to the resending demand of the controller 22-1 of conventional equipment. When the cause of resending in equipment receipt-side is taking out conventionally, it is requiring even the controller 22-1 of the conventional equipment by the side of receipt, and is usable with the method (refer to drawing 37 and drawing 38).

[0191] Thus, since it has the switch and controller which distribute data to two input buffers and this in the board which can receive data with wide width of face, it can transmit to the board and coincidence from which two data width of face differs.

[0192] Moreover, since it has the switch and controller which distribute data to the point of the output buffer of the board which can send data with wide width of face, if the port equivalent to half data width of face is intact even if data are under transfer, another data transfer can be performed.

[0193] Furthermore, since the address line, a 2 bits discernment bit, and one 1-bit a and b port discernment line are used instead of preparing 2 sets of address lines, physical size for a connection can

be made small and it can realize cheaply.

[0194] Since common use-ization is in drawing further again, without the data line/address line being dependent on the bus width of face of a communications partner, it is cheaply realizable rather than it prepares two or more ports doubled with the data width of face of a communications partner.

[0195]

[Effect of the Invention] As explained above, according to this invention, it has two or more ports of the same data width of face where two or more boards are connected, respectively. In the data width-of-face adjustable mold crossbar switch equipment which connects between two or more boards through two or more ports which share an address signal By performing the communication link with other boards through the port which has \*\*ed of the ports where a board with wide data width of face is connected, in case the data width of face of the boards which communicate differs It is effective in the ability for the data width of face connected to the crossbar switch not to be concerned, and communicate to the data width of face of a phase hand's port in a large port, also during the communication link with the port where data width of face is narrow.

---

[Translation done.]

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**DESCRIPTION OF DRAWINGS**

---

**[Brief Description of the Drawings]**

[Drawing 1] It is the block diagram showing the configuration of the crossbar switch equipment by one example of this invention.

[Drawing 2] It is the block diagram showing the configuration of the crossbar switch side I/O section of drawing 1.

[Drawing 3] It is the block diagram showing the configuration of the data division of drawing 1.

[Drawing 4] It is the block diagram showing the configuration of the address control section of drawing 1.

[Drawing 5] It is the block diagram showing the configuration of the switch in a board of drawing 3.

[Drawing 6] (a) and (b) are drawings showing the configuration of the switch shown in drawing 3 and drawing 5.

[Drawing 7] It is the block diagram showing the configuration of a crossbar switch side address control section shown in drawing 2.

[Drawing 8] Drawing in which (a) shows the content of storage of the memory (A) of drawing 7, and (b) are drawings showing the content of storage of the memory (B) of drawing 7.

[Drawing 9] It is the block diagram showing the configuration of the address control section in a board of drawing 4.

[Drawing 10] Drawing in which (a) shows the content of storage of the memory (C) of drawing 9, and (b) are drawings showing the content of storage of the memory (D) of drawing 9.

[Drawing 11] It is drawing showing control of the switch of drawing 3 by the switch control section in a board of drawing 4, and drawing 5.

[Drawing 12] It is the flow chart which shows the actuation of a crossbar switch side address control section shown in drawing 2 and drawing 7.

[Drawing 13] It is the flow chart which shows the actuation of a crossbar switch side address control section shown in drawing 2 and drawing 7.

[Drawing 14] It is the flow chart which shows the actuation of a crossbar switch side address control section shown in drawing 2 and drawing 7.

[Drawing 15] It is the flow chart which shows the actuation of a crossbar switch side address control section shown in drawing 2 and drawing 7.

[Drawing 16] It is the flow chart which shows the actuation of the address control section in a board shown in drawing 4 and drawing 9.

[Drawing 17] It is the flow chart which shows the actuation of the address control section in a board shown in drawing 4 and drawing 9.

[Drawing 18] It is the flow chart which shows the actuation of the address control section in a board shown in drawing 4 and drawing 9.

[Drawing 19] It is the flow chart which shows the actuation of the address control section in a board shown in drawing 4 and drawing 9.

[Drawing 20] It is the flow chart which shows the actuation of the address control section in a board

shown in drawing 4 and drawing 9.

[Drawing 21] It is the flow chart which shows the actuation of the address control section in a board shown in drawing 4 and drawing 9.

[Drawing 22] It is the flow chart which shows the actuation of the address control section in a board shown in drawing 4 and drawing 9.

[Drawing 23] It is the flow chart which shows the actuation of the address control section in a board shown in drawing 4 and drawing 9.

[Drawing 24] It is drawing in which showing a division in the case of the data transfer in the crossbar switch equipment by one example of this invention.

[Drawing 25] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing actuation of a requestor side when a 256-bit band is securable.

[Drawing 26] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing the actuation by the side of supply when a 256-bit band is securable.

[Drawing 27] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing actuation of a requestor side when a 128-bit band is securable.

[Drawing 28] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing the actuation by the side of supply when a 128-bit band is securable.

[Drawing 29] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing actuation of a requestor side when a band is not securable.

[Drawing 30] In case the 256-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing the actuation by the side of supply when a band is not securable.

[Drawing 31] In case the 128-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing actuation of a requestor side when a 128-bit band is securable.

[Drawing 32] In case the 128-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing the actuation by the side of supply when a 128-bit band is securable.

[Drawing 33] In case the 128-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing actuation of a requestor side when a band is not securable.

[Drawing 34] In case the 128-bit data based on one example of this invention are transmitted to a 256-bit port, it is drawing showing the actuation by the side of supply when a band is not securable.

[Drawing 35] In case the 256-bit data based on one example of this invention are transmitted to a 128-bit port, it is drawing showing actuation of a requestor side when a 128-bit band is securable.

[Drawing 36] In case the 256-bit data based on one example of this invention are transmitted to a 128-bit port, it is drawing showing the actuation by the side of supply when a 128-bit band is securable.

[Drawing 37] In case the 256-bit data based on one example of this invention are transmitted to a 128-bit port, it is drawing showing actuation of a requestor side when a band is not securable.

[Drawing 38] In case the 256-bit data based on one example of this invention are transmitted to a 128-bit port, it is drawing showing the actuation by the side of supply when a band is not securable.

[Drawing 39] It is the block diagram showing the configuration of the crossbar switch equipment by the conventional example.

[Drawing 40] It is the block diagram showing the configuration of the processor board of drawing 39.

[Description of Notations]

1 Crossbar Switch Equipment

2-1, 2-2 Processor board

3-1, 3-2 Memory board

4-1 to 4-4 I/O board

5 Crossbar Switch

6-1 to 6-4 Crossbar switch side I/O section

7-1 to 7-4 Data division

8-1 to 8-4 Address control section

61-1 It is Address <Control-Section BR> 61a-1 Crossbar Switch Side, Controller

61b-1 Memory (A)

61c-1 Memory (B)  
71-1 Switch in Board  
72-1, 73-1 Buffer  
74-1 to 76-1,  
71a-1-71j-1 Switch  
77-1 Buffer A Group  
78-1 Buffer B Group  
81-1 Address Control Section in Board  
81a-1 Controller  
81b-1 Memory (C)  
81c-1 Memory (D)  
81d-1-81g-1 Counter  
82-1 Switch Control Section in Board

---

[Translation done.]

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**